http://chineseinput.net/에서 pinyin(병음)방식으로 중국어를 변환할 수 있습니다.
변환된 중국어를 복사하여 사용하시면 됩니다.
유 성분 분석을 통한 젖소 영양상태 및 개체관리에 관한 연구
이성모,김동원,최병렬,서강문,홍종해,Lee, Sung-mo,Kim, Dong-won,Choi, Byung-ryul,Seo, Kang-moon,Hong, Chong-hae 대한수의학회 2001 大韓獸醫學會誌 Vol.41 No.2
Milk constituents and somatic cell count (SCC) were analysed for 4,059 milk samples from 178 dairy farms from April to December in 1999. Correlations among each milk constituents, milk urea (MU) concentration and SCC in association with lactation stage, milk yield and parity, and balancing status of nutrients' supplies were analysed, and the results are summarized as follows; Averages of milk fat percent, total solids percent and milk yield were $3.72{\pm}0.91%$, $12.50{\pm}1.31%$ and $23.80{\pm}8.54kg$, respectively, whereas those were significantly lower during the summer season. In contrast, average of MU concentration was $0.0361{\pm}0.0006%$ which was significantly higher during the summer season. With milk yield, concentrations of fat, protein and SCC in milk decreased but concentrations of lactose and urea in milk and body condition score (BCS) were not altered. Concentrations of fat, protein, lactose, total solids, SNF, and urea in milk were significantly affected by stage of lactation ($P{\leq}0.0001$) but SCC was not changed. Parity of dairy cows had a significant effect on concentrations of fat ($P{\leq}0.02$), lactose ($P{\leq}0.0001$), total solids ($P{\leq}0.002$), and SNF ($P{\leq}0.0001$) in milk and milk yield ($P{\leq}0.0005$) but did not change concentrations of urea and protein in milk. Somatic cell count had significant positive correlationship with percentages of fat, protein and total solids ($P{\leq}0.0001$), respectively, but had negative correlationship with percentages of urea and lactose in milk and milk yield ($P{\leq}0.0001$). Milk urea concentration was negatively correlated with concentrations of protein, fat, total solids, and SNF in milk and milk yield ($P{\leq}0.0001$) and, according to regression analysis using milk urea concentration and SCC, following equation was obtained; $Y(MU)=3.688{\times}10^{-2}-4.04{\times}10^{-7}{\times}X(SCC{\times}1,000)(r^2=0.0038$, $P{\leq}0.0001$). We studied balance between protein and energy supplies to dairy cows in each farm based upon milk urea and protein concentrations, and results showed that 137 of total 178 farms fed cows unbalanced amounts of dietary protein and energy.
차량용량을 고려한 대중교통 통행배정모형구축에 관한 연구
이성모,유경상,전경수 대한교통학회 1996 大韓交通學會誌 Vol.14 No.3
The purpose of the thesis is providing a new formulation for the transit assignment problem. The existing models dealing with the transit assignment problem don't consider the congestion effects due to the insufficient capacity of transit vehicles. Besides, these models don't provide solutions satisfying the Wardrop's user equilibrium conditions. The congestion effects are considered to be concentrated at the transit stops. For the transit lines, the waiting times at the transit stops are dependent on the passenger flows. The new model suggests the route section cost function analogous to the link performance function of the auto assignment to reflect the congestion effects in congested transit network. With the asymmetric cost function, the variational inequality programming is used to obtain the solutions satisfying Wardrop's condition. The diagonalization algorithm is introduced to solve this model. Finally, the results are compared with those of EMME/2.
Design of a DMA Controller for Loss-less Image Processing
이성모,장지훈,이상묵,오정환,이승은 한국과학기술원 반도체설계교육센터 2016 IDEC Journal of Integrated Circuits and Systems Vol.2 No.2
In this paper, we present a DMA (Direct Memory Access) controller to access data from the system memory on image processing system. The image data, which are processed in real time, have to be stored or read without loss of data in the memory. However, an embedded processor has a limit to directly process large amounts of the image data from camera sensor in real time. In order to resolve this limitation, DMAs are used in various systems. In this paper, we implement the DMA controller by using an FPGA and verify the functionality of the DMA controller in the system based on Avalon Memory Mapped interface. Also, the DMA controller is fabricated by using Magnachip/Hynix 0.35 um CMOS technology and operations of the fabricated DMA is verified.