RISS 학술연구정보서비스

검색
다국어 입력

http://chineseinput.net/에서 pinyin(병음)방식으로 중국어를 변환할 수 있습니다.

변환된 중국어를 복사하여 사용하시면 됩니다.

예시)
  • 中文 을 입력하시려면 zhongwen을 입력하시고 space를누르시면됩니다.
  • 北京 을 입력하시려면 beijing을 입력하시고 space를 누르시면 됩니다.
닫기
    인기검색어 순위 펼치기

    RISS 인기검색어

      검색결과 좁혀 보기

      선택해제
      • 좁혀본 항목 보기순서

        • 원문유무
        • 학술지명
        • 주제분류
        • 발행연도
        • 작성언어
        • 저자
          펼치기

      오늘 본 자료

      • 오늘 본 자료가 없습니다.
      더보기
      • 무료
      • 기관 내 무료
      • 유료
      • LVCMOS Based Energy Efficient Sindhi Unicode Reader for Natural Processing on 28nm FPGA

        Shivani Madhok,Inderpreet Kaur,Vanshaj Taxali,Vandana Thind,Sweety Dabas,Tushar Madhok 보안공학연구지원센터 2015 International Journal of u- and e- Service, Scienc Vol.8 No.8

        In this research work, we have focused on designing an energy efficient Sindhi Unicode reader based on LVCMOS for natural processing. Unicode is a standard for a universal character set for all the scripts of the world. It is one of the fundamental technological building blocks for exchanging textual information internationally, via computers. The scripts of Sindh are Brahmi-based writing systems. Our main aim of this paper is to build an energy efficient low power design for this we have taken different frequencies and calculated its power. We have done power analysis on a constant temperature that is 25 degree Celsius and also keeping air flow constant. We have varied frequency and calculated power for different LVCMOS IO STANDARDs. Our design is based on 28nm FPGA and the code has been tested on Kintex-7 and the device used is XC7K160T, package used is FBG676 and it is working on -3 speed grade. At the end we have concluded that there is 3.27%, 3.38%, 4.34%, 3.12%, 4.54%, 4.28% saving in power dissipation with LVCMOS18 and LVCMOS15 when compared with LVCMOS33 at 1400 MHz, 1.2 GHz, 2100 MHz, 1700 MHz, 1800MHz, 2.2 GHz respectively.

      • Capacitance Scaling With Different IO Standard Based Energy Efficient Bio-Medical Wrist Watch Design on 28nm FGPA

        Shivani Madhok,Gaurav Verma,Ankur Bhardwa j,Himanshu Verma,Ipsita Singh,Sushant Shekhar 보안공학연구지원센터 2015 International Journal of Bio-Science and Bio-Techn Vol.7 No.4

        In this paper, we have designed an energy efficient wrist watch on 28nm FPGA. The code has been implemented in Xilinx ISE Design Suite 14.2. The device used is XC7K160T, package used is FBG676 and it is working on -3 speed grade. The wrist band will take the blood pressure as input and will tell about the state of the person wearing it. The design supports Internet of things service that’s why IP addresses are involved. This wrist band design is very helpful in biomedical areas. Research is in progress in this field. In this paper frequency is varied to obtain power consumption of Wrist Watch. Airflow has been kept 250 LFM and medium Heat sink. IO Standards has been varied in order to achieve an energy efficient device. Main emphasis has been done on MOBILE_DDR, LVTTL, HSUL_12, HSTL_I, LVCMOS33 and SSTL15 IO Standards. To design an energy efficient device we are using capacitance scaling and the capacitance is scaled down from 100pF to 20pF. During capacitance scaling, we observe that there is no change in clock power, logic power and signal power. Thermal Aware design is current research area. Analysis has been at two temperatures that is at 25 degree Celsius and at 50 degree Celsius. At the end we can conclude that the maximum power is consumed at 2.2GHz and minimum power is consumed at 1.2GHz. In respect of capacitance maximum power is consumed at 100pF and minimum power is consumed at 20pF at both temperatures at 25 degree Celsius and 50 degree Celsius.

      연관 검색어 추천

      이 검색어로 많이 본 자료

      활용도 높은 자료

      해외이동버튼