RISS 학술연구정보서비스

검색
다국어 입력

http://chineseinput.net/에서 pinyin(병음)방식으로 중국어를 변환할 수 있습니다.

변환된 중국어를 복사하여 사용하시면 됩니다.

예시)
  • 中文 을 입력하시려면 zhongwen을 입력하시고 space를누르시면됩니다.
  • 北京 을 입력하시려면 beijing을 입력하시고 space를 누르시면 됩니다.
닫기
    인기검색어 순위 펼치기

    RISS 인기검색어

      검색결과 좁혀 보기

      선택해제
      • 좁혀본 항목 보기순서

        • 원문유무
        • 등재정보
        • 학술지명
        • 주제분류
        • 발행연도
        • 작성언어
        • 저자
          펼치기

      오늘 본 자료

      • 오늘 본 자료가 없습니다.
      더보기
      • 무료
      • 기관 내 무료
      • 유료
      • KCI등재

        Linearity Analysis of MoTe 2 -FET based Single Transistor AND Gate Using Non-Equilibrium Green’s Function

        Prateek Kumar,Maneesha Gupta,Kunwar Singh,Naveen Kumar 한국전기전자재료학회 2022 Transactions on Electrical and Electronic Material Vol.23 No.2

        Continuous failure of Metal oxide semiconductor field-effect transistors due to short channel effects has motivated researchers to find novel devices like tunnel field-effect transistors and junctionless transistors. The impractical nature of the analysed devices showed that the metal oxide semiconductor field-effect transistor is still the backbone of the industry. In this manuscript, a single transistor-based AND gate is analysed. For designing the gate, a split-gate metal oxide semiconductor field-effect-transistor is used. Due to the physical limitations of Silicon, MoTe2 is considered as the substrate material. To consider all the quantum effects, the Non-equilibrium Green’s function is used to solve the device behavior. The split-gate acts as the input for the designed AND logic structure. For state ‘01’ and ‘10’, different device properties are studied andit is shown that proper conduction does not take place when either of the gates is in OFF-state. For state ‘11’, the analysed device operates as conventional MOSFET, and the drain current–gate voltage characteristics are studied. To investigate the device thoroughly, the effect of parameter variation on device characteristics is examined. The device behavior as an AND gate is confi rmed by checking the linearity parameters. It is found that the device can be used as an AND gate with low noise and power dissipation.

      • KCI등재

        Comparison of Silicon and Silicon-Tungsten Disulphide Heterojunction Based Tub-type Back Gated MOSFET Using Non-Equilibrium Green’s Function

        Prateek Kumar,Maneesha Gupta,Gaurav Kr,Naveen Kumar,Vishal Yadav 한국전기전자재료학회 2021 Transactions on Electrical and Electronic Material Vol.22 No.4

        At nanoscale along with the failure of Metal oxide semiconductor field-effect transistor due to short channel effects, Silicon has raised as another bottleneck for researchers. In the last couple of decades, researchers have provided diff erent solutions in the form of Graphene and Transition Metal Dichalcogenides materials. Each Graphene and Transition Metal Dichalcogenides has its own set of disadvantages like poor I ON /I OFF ratio and lower carrier mobility and hence cannot be used individually. In this article, a tub type metal oxide semiconductor field-effect transistor is designed and for application of the device in a low power VLSI domain, the back-gated technique is used. Different device properties are studied first with a Silicon-based channel and then a Silicon-Tungsten Disulphide heterojunction channel. The selection of SiO2 as a gate insulator and contact material is also justified. This article shows that instead of using conventional Silicon-based devices it is better to use heterojunction devices, as they offer much lower OFF-state current and better linearity properties.

      • Design and Implementation of Router for NOC on FPGA

        Gaurav Verma,Harsh Agarwal,Shreya Singh,Shaheem Nighat Khanam,Prateek Kumar Gupta,Vishal Jain 보안공학연구지원센터 2016 International Journal of Future Generation Communi Vol.9 No.12

        In today’s technological era, SOC has undergone rapid evolution and is still processing at a swift pace. But due to this explosive evolution of semiconductor industry, the devices are scaling down at a rapid rate and hence, SOC today have become communication-centric. However, the existing bus architectures comprising of wires for global interconnection in SOC design are undergoing design crises as they are not able to keep up with the rate of scaling down of devices. To overcome bottleneck of communication system, NOC is an upcoming archetype. In on-chip network, router is considered as an important component. This paper proposes router, its components and parameters which affects the entire design. Thus, to validate the functioning of NOC on hardware, router has been designed in VHDL and simulated in Xilinx ISE 14.1 targeting Xilinx XC5VLX30-3 FPGA.

      연관 검색어 추천

      이 검색어로 많이 본 자료

      활용도 높은 자료

      해외이동버튼