http://chineseinput.net/에서 pinyin(병음)방식으로 중국어를 변환할 수 있습니다.
변환된 중국어를 복사하여 사용하시면 됩니다.
Surendra kumar agarwal,Rachana Mathur,Harsh Vardhan Harsh 장전수학회 2017 Proceedings of the Jangjeon mathematical society Vol.20 No.3
An analysis is made for the study of two- dimensional laminar boundary layer flow of a viscous, incompressible fluid, along an infinite, porous, hot, vertical continuous moving plate. The governing partial differential equations are non-dimensionalized and are solved using Natural Transform Technique. The expressions for velocity field, temperature field, rate of heat transfer and skin-friction have been obtained. The influence of various physical parameters, such as Eckert number Ec, Prandtl number Pr, Grashoff number Gr, plate velocity α and heat source/sink parameters is extensively discussed with the help of graphs to show the physical aspects of the problem. It is found that these parameters significantly affect the flow and heat transfer.
Design and Implementation of Router for NOC on FPGA
Gaurav Verma,Harsh Agarwal,Shreya Singh,Shaheem Nighat Khanam,Prateek Kumar Gupta,Vishal Jain 보안공학연구지원센터 2016 International Journal of Future Generation Communi Vol.9 No.12
In today’s technological era, SOC has undergone rapid evolution and is still processing at a swift pace. But due to this explosive evolution of semiconductor industry, the devices are scaling down at a rapid rate and hence, SOC today have become communication-centric. However, the existing bus architectures comprising of wires for global interconnection in SOC design are undergoing design crises as they are not able to keep up with the rate of scaling down of devices. To overcome bottleneck of communication system, NOC is an upcoming archetype. In on-chip network, router is considered as an important component. This paper proposes router, its components and parameters which affects the entire design. Thus, to validate the functioning of NOC on hardware, router has been designed in VHDL and simulated in Xilinx ISE 14.1 targeting Xilinx XC5VLX30-3 FPGA.