http://chineseinput.net/에서 pinyin(병음)방식으로 중국어를 변환할 수 있습니다.
변환된 중국어를 복사하여 사용하시면 됩니다.
김용은(Yong-En Kim),이주영(Joo-Young Yi),장인걸(In-Gul Jang),허일남(Il-Nam Hu),정진균(Jin-Gyun Chung) 대한전자공학회 2006 대한전자공학회 학술대회 Vol.2006 No.11
Some digital signal processing applications, such as FFT’s request multiplications with predetermined coefficient. In this paper, an efficient constant multiplier design method for pre-determined coefficient is proposed. In case of FFT design used in UWB, it is shown that by the proposed method, area, power consumption and delay time can be reduced up to 30.6%, 27.2% and 6.2%, respectively, compared with conventional CSD method.
그룹 곱셈 계수를 위한 Modified CSD 그룹 곱셈기 디자인
김용은(Yong-En Kim),홍선아(Sun-A Hong),정진균(Jin-Gyun Chung) 대한전자공학회 2007 대한전자공학회 학술대회 Vol.2007 No.7
Some digital signal processing applications, such as FFT, request multiplications with a group (or, groups) of a few predetermined coefficients. In this paper, based on the modified CSD algorithm, an efficient multiplier design method for predetermined coefficient groups is proposed. It is shown that in the case of 128-point radix-2⁴ FFT, the area, power consumption and delay time can be reduced up to 42.9%, 58.5% and 19.7%, respectively.
Modified Carry-Increment Adder Design
김용은(Yong-En Kim),이주영(Joo-Young Yi),양상훈(Sang-Hoon Yang),정진균(Jin-Gyun Chung) 대한전자공학회 2006 대한전자공학회 학술대회 Vol.2006 No.11
Carry-increment adders are commonly used due to its small size and fast speed. However, if the number of input bits is large, the speed would be much slow and the power consumption would increase because of its large fan-outs. This paper proposes the way to keep the number of fan-outs three regardless of the number of input bits. The 36 bit adder simulation result shows that the speed can increase up to 24% compared with the conventional design.
이용진(Yong-jin,Lee),홍승한(Seung-han, Hong),김세형(Se-hyung, Kim),김승은(Seung-en, Kim),임영욱(Young-wook Lim) 한국위험물학회 2018 한국위험물학회지 Vol.6 No.1
This study utilizes an perception survey result of EDCs(Endocrine Disrupting Chemicals), and in order to compare the difference between EDCs perception levels as per smokers and nonsmokers. About 2,000 Korean citizens were surveyed, and were classified into smokers or nonsmokers, and afterwards, perception upon EDCs were comparatively analyzed. As a result of the analysis, overall, nonsmokers appeared to have a better awareness of EDCs. This study can be used as a base line data in terms of risk communication of EDCs.
鄭基相(Ki-Sang Jung),金容恩(Yong-En Kim),趙成翊(Seong-Ik Cho) 대한전기학회 2007 전기학회논문지 Vol.56 No.11
In a memory, most power is dissipated in line of high capacitance such as decoder lines, word lines, and bit * lines. The decoder size as well as the parastic capacitances of the bit-line are going to reduce, if ROM core size reduces. This paper proposes to reduce a mathod of power dissipation for reducing ROM core size. Design result of ROM used in FFT[2], proposed method lead to up to 40.6%, 42.12%, 37.82% reduction in area, power consumption and number of Tr. respectively compared with previous method.
Mapping 기법을 이용한 WiBro용 IFFT 설계
장인걸(In-Gul Jang),김용은(Yong-En Kim),강현수(Hyun-Soo Kang),정진균(Jin-Gyun Chung) 대한전자공학회 2007 대한전자공학회 학술대회 Vol.2007 No.7
OFDM technique has been widely used in wire and wireless communication applications. FFT and IFFT are the key components of OFDM systems. In this paper, to reduce the memory size required for IFFT, we propose a new IFFT design method based on a mapping method. From simulations, it is shown that the proposed IFFT design method achieves more than 60% area reduction compared with previous IFFT circuits.
새로운 제어신호 생성회로를 이용한 FFT의 효율적인 구현
양승원(Seung-Won Yang),박준석(June-Seok Park),김용은(Yong-En Kim),임명섭(Myoung-seob Lim),정진균(Jin-Gyun Chung) 대한전자공학회 2007 대한전자공학회 학술대회 Vol.2007 No.7
In This paper, we propose new control signal generator algorithm FFT twiddle factor address. The FFT's ROM is reduced 4 times by using proposed algorithm. In the case of the ROM, it is shown that by the proposed method, 256 point radix-2⁴ FFT, the area and power consumption can be reduced 30%, 8% respectively, 1024 point radix-2⁴ FFT, the area and power consumption can be reduced 58%, 37%, respective with conventional method.