http://chineseinput.net/에서 pinyin(병음)방식으로 중국어를 변환할 수 있습니다.
변환된 중국어를 복사하여 사용하시면 됩니다.
2009개정 과학 교육과정에 따른 고등학교 과학의 운영 실태 및 과학에 대한 학생들의 인식
강근순 ( Geun Soon Kang ),최병순 ( Byung-soon Choi ) 한국교원대학교 과학교육연구소 2013 청람과학교육연구논총 Vol.19 No.1
In this study, the survey was carried out to 4,183 10th grade high school students in the academic and commercial high schools around the country in order to find out about the perception of the convergence science and how the convergence science is currently being managed as the 2009 revised curriculum. The result came out as the higher the grades in science the more interest the students had in science, also the class being taught by two or more teachers for each major field was preferred rather than one teacher to cover all fields. There was a high response rate on difficulties of the concept of the convergence science regardless of the grades of the science subjects and the types of school. The response to the question about its value and usefulness was more or less even between posive and negative. There were more responses as to convergence science was neither enjoyable in comparison to the separated science taught in middle school, nor it did influence the types of the study in university the students hope to choose.
최희철,안길초,이승훈,강근순,이성호,최명준 대한전자공학회 1996 전자공학회논문지-A Vol.33 No.4
In tis work, a three-stage pipelined A/D converter (ADC) was implemented to obtain 10-bit resolution at a conversion rate of 20 msamples/s for video applications. The ADC consists of three identical stages employing a mid-rise coding technique. The interstage errors such as offsets and clock feedthrough are digitally corrected in digitral logic by one overlapped bit between stages. The proposed ADC is optimized by adopting a unit-capacitor array architecture in the MDAC to improve the differential nonlinearity and the yield. Reduced power dissipation has been achieve dby using low-power latched comparators. The prototype was fabricated in a 0.8$\mu$m p-well CMOS technology. The ADC dissipates 160 mW at a 20 MHz clock rate with a 5 V single supply voltage and occupies a die area of 7 mm$^{2}$(2.7 mm $\times$ 2.6mm) including bonding pads and stand-alone internal bias circuit. The typical differential and integral nonlinarities of the prototype are less than $\pm$ 0.6 LSB and $\pm$ 1 LSB, respectively.