http://chineseinput.net/에서 pinyin(병음)방식으로 중국어를 변환할 수 있습니다.
변환된 중국어를 복사하여 사용하시면 됩니다.
Evaluation and Benchmarking on Operating System for Embedded Devices
정태경,Jeong, Tai-Kyeong The Korea Institute of Information and Commucation 2006 한국정보통신학회논문지 Vol.10 No.1
본 고에서는 임베디드 시스템을 위한 운영체제를 평가하고 성능을 검사하는 것을 주안점으로 삼고 있으며 현재 상용화 되어있는 윈도우즈 플래포움을 기초로 하고 있다. 전형적인 컴퓨터의 workload 이용하고 시스템성능을 증가시키는 운영체제의 벤치마킹의 분석을 포함한 기본적인 방법과 동시에 하위레벨에서의 규명을 이루고 있다. 본 고에서는 "WinStone"과 "HBench" 같은 선택되어진 어플리케이션 중심과 직접적으로 시스템에 영향을 끼치는 가장최선의 벤치마킹툴이 사용되었다. 이 실험과 케이스 연구를 통하여 벤치마킹툴을 이용하여 윈도우즈 플래포움의 하위레벨 테스트와 동시에 어플리케이션 레벨의 임베디드 마이크로시스템의 성능을 보여 주고 있다. The objective of this paper is to evaluate the performance of an operating system for embedded devices to that of the commercially available Windows platform. Analysis includes benchmarking the operating systems using a 'typical' PC workload, as well as identifying low-level areas in which the updated OS is limiting or enhancing the system performance. The primary benchmarking suites selected for this paper are 'WinStone' and 'HBench', with the former providing an application-based suite of tests and the latter providing the most direct means for isolating operating system effects on the system. We have demonstrated in a case study for embedded microprocessors, and evaluated a Windows platform at a low-level test as well as an application level using a benchmarking suite.
정태경,이창희,이종미,최재웅,김경아,박철민 대한영상의학회 2010 대한영상의학회지 Vol.62 No.3
Purpose: We evaluated the effects of gadolinium ethoxybenzyl diethylenetriaminepentaacetic acid (Gd-EOB-DTPA) on the overall image quality and lesion contrast of T2-weighted images (T2WI). Materials and Methods: We reviewed T2WI before and after Gd-EOB-DTPA enhancement in 50 patients with 41 focal liver lesions. Pre- and post-contrast T2WI were analyzed qualitatively and quantitatively. For the qualitative analysis, two abdominal radiologists, blinded to other findings in the study, retrospectively scored the image quality, lesion conspicuity, and artifacts. The quantitative analysis involved the measurement of the liver signal-to-noise ratio (SNR) and the lesion-to-liver contrast-to-noise ratio (CNR). Results: Image quality and lesion conspicuity were not significantly different among the respiratory-triggered T2-weighted turbo spin-echo sequence (T2TSE), Half-fourier acquisition single-shot turbo spin-echo (HASTE) sequence, and breath-hold T2*-weighted gradient recalled-echo (GRE) sequences. However, there was a trend toward improved lesion conspicuity in post-contrast T2TSE. The quantitative analysis indicated that the SNR for post-contrast images was significantly higher than for pre-contrast images on T2TSE (p=0.04). No significant differences were seen in the CNR of focal lesions, but there was a trend towards an increase in the CNR for postcontrast T2WI of hepatocellular carcinoma. Conclusion: Compared to pre-contrast T2WI, post-contrast T2WI showed no handicap in the overall image quality and lesion contrast. Therefore, to shorten the total scan time during Gd-EOB-DTPA enhanced MRI, pre-contrast T2WI can be replaced by post-contrast T2WI.
Digital Front-End Design에서의 반도체 특성 연구 및 방법론의 고찰
정태경,이장호,Jeong, Taik-Kyeong,Lee, Jang-Ho 한국정보통신학회 2006 한국정보통신학회논문지 Vol.10 No.10
The aim of this Paper is to describe the implementation of a low-power digital front-End Design (FED) that will act as the core of a stand-alone Power dissipation methodology. The design of digital integrated circuits is a large and diverse area, and we have chosen to focus on low power FED. Designs are made from synthesized logic, and we need to consider the low power digital FED including input clock, buffer, latches, voltage regulator, and capacitance-to-voltage counter which have been integrated onto hish bandwidth communication chips and system. These single- chip micro instruments, implemented in a 0.12um CMOS technology operate with a single 0.9V supply voltage, and can be used to monitor dynamic and static power dissipation, Vesture, acceleration junction temperature (Tj), etc. 본 고에서는 디지털 회로의 저 전력소모의 설계와 구현에 관련된 디지털 전대역 회로 설계를 통해서 전반적인 전력 소모의 방법론과 이의 특성을 고찰하고자 한다. 디지털 집적회로의 설계는 광대하고 복잡한 영역이기에 우리는 이를 저전력 소모의 전반적인 회로 설계에 한정할 필요가 있다. 여기에는 로직회로의 합성과, 디지털 전대역 회로설계에 포함되어 있는 입력 clock 버퍼, 레치, 전압 Regulator, 그리고 케페시턴스와 전압기가 0.12 마이크론의 기술로 0.9V의 전압과 함께 쓰여져서 동적 그리고 정적 에너지 소모와 압력, 가속, Junction temperature 등을 모니터 할 수 있게 되어 있다.