http://chineseinput.net/에서 pinyin(병음)방식으로 중국어를 변환할 수 있습니다.
변환된 중국어를 복사하여 사용하시면 됩니다.
High Performance CMOS Charge Pumps for Phase-locked Loop
Rahman, Labonnah Farzana,Ariffin, NurHazliza Bt,Reaz, Mamun Bin Ibne,Marufuzzaman, Mohammad The Korean Institute of Electrical and Electronic 2015 Transactions on Electrical and Electronic Material Vol.16 No.5
Phase-locked-loops (PLL) have been employed in high-speed data transmission systems like wireless transceivers, disk read/write channels and high-speed interfaces. The majority of the researchers use a charge pump (CP) to obtain high performance from PLLs. This paper presents a review of various CMOS CP schemes that have been implemented for PLLs and the relationship between the CP parameters with PLL performance. The CP architecture is evaluated by its current matching, charge sharing, voltage output range, linearity and power consumption characteristics. This review shows that the CP has significant impact on the quality performance of CP PLLs.
High Performance CMOS Charge Pumps for Phaselocked Loop
Labonnah Farzana Rahman,NurHazliza Bt Ariffin,Mamun Bin Ibne Reaz,Mohammad Marufuzzaman 한국전기전자재료학회 2015 Transactions on Electrical and Electronic Material Vol.16 No.5
Phase-locked-loops (PLL) have been employed in high-speed data transmission systems like wireless transceivers, disk read/write channels and high-speed interfaces. The majority of the researchers use a charge pump (CP) to obtain high performance from PLLs. This paper presents a review of various CMOS CP schemes that have been implemented for PLLs and the relationship between the CP parameters with PLL performance. The CP architecture is evaluated by its current matching, charge sharing, voltage output range, linearity and power consumption characteristics. This review shows that the CP has significant impact on the quality performance of CP PLLs.