RISS 학술연구정보서비스

검색
다국어 입력

http://chineseinput.net/에서 pinyin(병음)방식으로 중국어를 변환할 수 있습니다.

변환된 중국어를 복사하여 사용하시면 됩니다.

예시)
  • 中文 을 입력하시려면 zhongwen을 입력하시고 space를누르시면됩니다.
  • 北京 을 입력하시려면 beijing을 입력하시고 space를 누르시면 됩니다.
닫기
    인기검색어 순위 펼치기

    RISS 인기검색어

      검색결과 좁혀 보기

      선택해제

      오늘 본 자료

      • 오늘 본 자료가 없습니다.
      더보기
      • 무료
      • 기관 내 무료
      • 유료
      • Verification of Autonomous Decentralized Control UPS system using FPGA based Hardware Controller

        Tsuyoshi Saito,Nobuaki Doi,Tomoki Yokoyama 전력전자학회 2007 ICPE(ISPE)논문집 Vol.- No.-

        Design concept of FPGA based hardware controller with HW/SW codesign for autonomous decentralized control UPS system is proposed. Progress of FPGA technology makes it possible to include the software macro CPU core into the FPGA chip, a high flexibility can be realized for the construction of the control processor in power electronics application. In the proposed method, all the control system is implemented in one FPGA chip. Complicated calculations are assigned to hardware calculation logic, and the parallel processing circuit makes it possible to realize minimizing the calculation time. Also Nios II CPU core is implemented in the same FPGA chip, and the software development can be applied for non-time critical calculations.The advantages of the proposed system is discussed through simulations and experiments.

      • KCI등재

        Verification of an Autonomous Decentralized UPS System with Fast Transient Response Using a FPGA-Based Hardware Controller

        Tomoki Yokoyama,Nobuaki Doi,Toshiya Ishioka 전력전자학회 2009 JOURNAL OF POWER ELECTRONICS Vol.9 No.3

        This paper proposes an autonomous decentralized control for a parallel connected uninterruptible power supply (UPS) system based on a fast power detection method using a FPGA based hardware controller for a single phase system. Each UPS unit detects only its output voltage and current without communications signal exchange and a quasi dq transformation method is applied to detect the phase and amplitude of the output voltage and the output current for the single phase system. Fast power detection can be achieved based on a quasi dq transformation, which results in a realization of very fast transient response under rapid load change. In the proposed method, the entire control system is implemented in one FPGA chip. Complicated calculations are assigned to hardware calculation logic, and the parallel processing circuit makes it possible to realize minimized calculation time. Also, an Nios II CPU core is implemented in the same FPGA chip, and the software can be applied for non-time critical calculations. Applying this control system, an autonomous decentralized UPS system with very fast transient response is realized. Feasibility and stable operation are confirmed by means of an experimental setup with three UPSs connected in parallel. Also, rapid load change is applied and excellent performance of the system is confirmed in terms of transient response and stability.

      • SCIESCOPUSKCI등재

        Verification of an Autonomous Decentralized UPS System with Fast Transient Response Using a FPGA-Based Hardware Controller

        Yokoyama, Tomoki,Doi, Nobuaki,Ishioka, Toshiya The Korean Institute of Power Electronics 2009 JOURNAL OF POWER ELECTRONICS Vol.9 No.3

        This paper proposes an autonomous decentralized control for a parallel connected uninterruptible power supply (UPS) system based on a fast power detection method using a FPGA based hardware controller for a single phase system. Each UPS unit detects only its output voltage and current without communications signal exchange and a quasi dq transformation method is applied to detect the phase and amplitude of the output voltage and the output current for the single phase system. Fast power detection can be achieved based on a quasi dq transformation, which results in a realization of very fast transient response under rapid load change. In the proposed method, the entire control system is implemented in one FPGA chip. Complicated calculations are assigned to hardware calculation logic, and the parallel processing circuit makes it possible to realize minimized calculation time. Also, an Nios II CPU core is implemented in the same FPGA chip, and the software can be applied for non-time critical calculations. Applying this control system, an autonomous decentralized UPS system with very fast transient response is realized. Feasibility and stable operation are confirmed by means of an experimental setup with three UPSs connected in parallel. Also, rapid load change is applied and excellent performance of the system is confirmed in terms of transient response and stability.

      연관 검색어 추천

      이 검색어로 많이 본 자료

      활용도 높은 자료

      해외이동버튼