http://chineseinput.net/에서 pinyin(병음)방식으로 중국어를 변환할 수 있습니다.
변환된 중국어를 복사하여 사용하시면 됩니다.
FPGA를 활용한 MASH 1-1-1 특성 logic level 검증
박종훈(Jong-hoon Park),Jung-hun Kim,Ibrar-Ali Wahla,In-chul Hwang 대한전자공학회 2023 대한전자공학회 학술대회 Vol.2023 No.11
In this study. the DSM used in PLL is implemented in FPGA and then the output waveform is monitored and extracted using ILA. Using these data values, observe the frequency spectrum through FFT in MATALB and the autocorrelation plot through the auto-correlation function. Through this, MASH 1-1-1 noise characteristics and periodicity are confirmed. Compare the simulation (monitoring) speed of MATLAB, Cadence, and FPGA. Through these comparisons and characteristics, the efficiency in terms of effectiveness and speed of verification of DSM at the logic level using FPGA is confirmed