http://chineseinput.net/에서 pinyin(병음)방식으로 중국어를 변환할 수 있습니다.
변환된 중국어를 복사하여 사용하시면 됩니다.
Design and Efficiency Analysis 48V-12V Converter using Gate Driver Integrated GaN Module
김종완,최중묵,유세프알라브,제이슨라이 전력전자학회 2019 전력전자학회 논문지 Vol.23 No.3
This study presents the design and experimental result of a GaN-based DC–DC converter with an integrated gate driver. The GaN device is attractive to power electronic applications due to its superior device performance. However, the switching loss of a GaN-based power converter is susceptible to the common source inductance, and converter efficiency is severely degraded with a large loop inductance. The objective of this study is to achieve high-efficiency power conversion and the highest power density using a multiphase integrated half-bridge GaN solution with minimized loop inductance. Before designing the converter, several GaN and Si devices were compared and loss analysis was conducted. Moreover, the impact of common source inductance from layout parasitic inductance was carefully investigated. Experimental test was conducted in buck mode operation at 48–12 V, and results showed a peak efficiency of 97.8%.
Design and Efficiency Analysis 48V-12V Converter using Gate Driver Integrated GaN Module
김종완,최중묵,유세프알라브,제이슨라이,Kim, Jongwan,Choe, Jung-Muk,Alabdrabalnabi, Yousef,Lai, Jih-Sheng Jason The Korean Institute of Power Electronics 2019 전력전자학회 논문지 Vol.24 No.3
This study presents the design and experimental result of a GaN-based DC-DC converter with an integrated gate driver. The GaN device is attractive to power electronic applications due to its superior device performance. However, the switching loss of a GaN-based power converter is susceptible to the common source inductance, and converter efficiency is severely degraded with a large loop inductance. The objective of this study is to achieve high-efficiency power conversion and the highest power density using a multiphase integrated half-bridge GaN solution with minimized loop inductance. Before designing the converter, several GaN and Si devices were compared and loss analysis was conducted. Moreover, the impact of common source inductance from layout parasitic inductance was carefully investigated. Experimental test was conducted in buck mode operation at 48 -12 V, and results showed a peak efficiency of 97.8%.