http://chineseinput.net/에서 pinyin(병음)방식으로 중국어를 변환할 수 있습니다.
변환된 중국어를 복사하여 사용하시면 됩니다.
- 中文 을 입력하시려면 zhongwen을 입력하시고 space를누르시면됩니다.
- 北京 을 입력하시려면 beijing을 입력하시고 space를 누르시면 됩니다.
RISS 인기검색어
- 검색키워드
- 저자 : Shigetaka Takagi (검색결과 7 건)
- 무료
- 기관 내 무료
- 유료
-
-
A NOVEL AREA-EFFICIENT MOSFET-C FILTER DESIGN MEHTODOLOGY
Takagi, Shigetaka,Wada, Kazuyuki,Fujii, Nobuo,Ismail, Mohammed,Kim, Dong Yong 대한전자공학회 1996 APCCAS:Asia Pacific Conference on Circuits And Sys Vol.1 No.1
This paper proposes a novel area-efficient and cost-effective design methodology for MOSFET-C continuous-time filters. The new methodology reduces the number of MOS transistors used in the previously reported work[5] by almost a factor of two. A third-order leapfrog low-pass chebyschev filter is realized and simulated as an example to demonstrate the validity of the new design methodology.
-
-
DESIGN OF INTEGRATED CONTINUOUS-TIME FILTERS WITH LOW GROUP-DELAY SENSITIVITIES
Wada, Kazuyuki,Takagi, Shigetaka,Fujii, Nobuo 대한전자공학회 1996 APCCAS:Asia Pacific Conference on Circuits And Sys Vol.1 No.1
This paper proposes a design method of integrated continuous-time filters with low group-delay sensitivitics. For minimization of worst-case errors of a group delay by deviations of element values, sum of absolute values of group-delay sensitivities for element. values is considered and conditions for the minimization are proved. Although equations of group-delay sensitivitics only at DC are used at determination of element values in general signal-flow graph, relatively low sensitivities at the other frequencies are confirmed by computer analysis.
-
DESIGN OF A NOVEL LINEAR 3-INPUT CMOS OTA AND ITS APPLICATION TO FILTER REALIZATION
Jeong, Moon Je,takagi, Shigetaka,Czarnul, Zdzislaw 대한전자공학회 1996 APCCAS:Asia Pacific Conference on Circuits And Sys Vol.1 No.1
A novel voltage-tunable linear 3-input CMOS Operational Transconductance Amplifier (OTA) suitable for on-chip integration of advanced monolithic system is described. When a 3-input OTA is needed, a conventional 3-input OTA uses two 2-input OTAs and grounds one of 4 input terminals. This paper presents a method to reduce the number of MOS transistors and to save chip area by designing a 3-input OTA directly. A CMOS pair technique is introduced as a solution to minimize a matching problem. Simulation results show that the active chip area of the proposed 3-input OTA is reduced by 23.7% compared to a conventional one. The proposed 3-input. OTA is applied to a realization of an OTA-C filter to verify the effectiveness.
-
-
연관 검색어 추천
이 검색어로 많이 본 자료
활용도 높은 자료
