http://chineseinput.net/에서 pinyin(병음)방식으로 중국어를 변환할 수 있습니다.
변환된 중국어를 복사하여 사용하시면 됩니다.
- 中文 을 입력하시려면 zhongwen을 입력하시고 space를누르시면됩니다.
- 北京 을 입력하시려면 beijing을 입력하시고 space를 누르시면 됩니다.
RISS 인기검색어
- 검색키워드
- 저자 : Anjana K. G. (검색결과 3 건)
- 무료
- 기관 내 무료
- 유료
-
An efficient hybrid digital architecture for space vector PWM method for multilevel VSI
Anjana, K.G.,Aswini Kumar, M.,Biswas, Jayanta,Barai, Mukti The Korean Institute of Power Electronics 2020 JOURNAL OF POWER ELECTRONICS Vol.20 No.5
This paper presents an efficient, cost effective design implementation of a hybrid digital architecture for space vector pulse width modulation (SVPWM) method for multilevel inverters (MLIs). The SVPWM method is one of the most popular real time PWM method for three phase voltage source inverter (VSI). The implementation of SVPWM method becomes complex with an increase in the number of levels in a multilevel inverter. The SVPWM method for multilevel inverter is a multitask system. The main constraint when it comes to implementing SVPWM for multilevel inverters is the processing of dwell time computation and the generation of PWM gate signals for all of the switches with an accurate delay. A hybrid hardware structure consisting of a simple low-cost, low-power dsPIC micro controller (dsPIC 30F4011) and a state of the art Field Programmable Gate Array (FPGA) (Cyclone V 5CGXFC5C6F27C7N) is used to implement SVPWM. The proposed hybrid digital architecture utilizes the advantages and resources of the dsPIC and FPGA. The hybrid digital architecture meets the timing constraints of multitasking through synchronization and parallelism. A communication interface between the dsPIC and the FPGA reduces the design complexity. The software overhead for the communication interface remains fixed for any number of levels. The hybrid structure of the digital architecture provides scalability for the SVPWM method with more number of levels in multilevel inverter. The operation of the proposed hybrid digital architecture is experimentally validated with an optimized SVPWM method for a five level VSI. An optimized region identification algorithm and simple dwell time expressions are described for a five level SVPWM. The input DC of the five level VSI is obtained from a differential power processing (DPP) based PV system. Experimental results under different operating conditions are presented.
-
-
A Simple Real-Time DMPPT Algorithm for PV Systems Operating under Mismatch Conditions
Aniruddha Kamath M.,Jayanta Biswas,Anjana K. G.,Mukti Barai 전력전자학회 2018 JOURNAL OF POWER ELECTRONICS Vol.18 No.3
This paper presents a distributed maximum power point tracking (DMPPT) algorithm based on the reference voltage perturbation (RVP) method for the PV modules of a series PV string. The proposed RVP-DMPPT algorithm is developed to accurately track the maximum power point (MPP) for each PV module operating under all atmospheric conditions with a reduced hardware overhead. To study the influence of parameters such as the controller reference voltage (Vref) and PV current (Ipv) on the PV string voltage, a small signal model of a unidirectional differential power processing (DPP) based PV-Bus architecture is developed. The steady state and dynamic performances of the proposed RVP DMPPT algorithm and small signal model of the unidirectional DPP based PV-Bus architecture are demonstrated with simulations and experimental results. The accuracy of the RVP DMPPT algorithm is demonstrated by obtaining a tracking efficiency of 99.4% from the experiment.
연관 검색어 추천
이 검색어로 많이 본 자료
활용도 높은 자료
