http://chineseinput.net/에서 pinyin(병음)방식으로 중국어를 변환할 수 있습니다.
변환된 중국어를 복사하여 사용하시면 됩니다.
High -Rate Laser Ablation For Through-Wafer Via Holes in SiC Substrates and GaN/AlN/SiC Templates
Kim, S.,Bang, B.S.,Ren, F.,d'Entremont, J.,Blumenfeld, W.,Cordock, T.,Pearton, S.J. The Institute of Electronics and Information Engin 2004 Journal of semiconductor technology and science Vol.4 No.3
[ $CO_2$ ]laser ablation rates for bulk 4H-SiC substrates and GaN/AIN/SiC templates in the range 229-870 ${\mu}m.min^{-1}$ were obtained for pulse energies of 7.5-30 mJ over diameters of 50·500 ${\mu}m$ with a Q-switched pulse width of ${\sim}30$ nsec and a pulse frequency of 8 Hz. The laser drilling produces much higher etch rates than conventional dry plasma etching (0.2 - 1.3 ${\mu}m/min$) making this an attractive maskless option for creating through-wafer via holes in SiC or GaN/AlN/SiC templates for power metal-semiconductor field effect transistor applications. The via entry can be tapered to facilitate subsequent metallization by control of the laser power and the total residual surface contamination can be minimized in a similar fashion and with a high gas throughput to avoid redeposition. The sidewall roughness is also comparable or better than conventional via holes created by plasma etching.
High-Rate Laser Ablation For Through-Wafer Via Holes in SiC Substrates and GaN/AIN/SiC Templates
S.Kim,B.S.Bang,F.Ren,J.d’Entremont,W.Blumenfeld,T.Cordock,S.J.Pearton 대한전자공학회 2004 Journal of semiconductor technology and science Vol.4 No.3
CO₂ laser ablation rates for bulk 4H-SiC substrates and GaN/AIN/SiC templates in the range 229-870 um.min -1 were ohtained for pulse energies of 7.5-30 mJ over diameters of 50-500 um with a Q-switched pulse width of -30 nsec and a pulse frequency of 8 Hz. The laser drilling produces much higher etch rates than conventional dry plasma etching (0.2 - 1.3 f1I11/min) making this an attractive maskless option for creating through-wafer via holes in SiC or GaN/ AIN/SiC templates for power metal-semiconductor field effect transistor applications. The via entry can be tapered to facilitate suhsequent metallization by control of the laser power and the total residual surface contamination can be minimized in a similar fashion and with a high gas throughput to avoid redeposition. The sidewall roughness is also comparable or better than conventional via holes created by plasma etching.<br/>