RISS 학술연구정보서비스

검색
다국어 입력

http://chineseinput.net/에서 pinyin(병음)방식으로 중국어를 변환할 수 있습니다.

변환된 중국어를 복사하여 사용하시면 됩니다.

예시)
  • 中文 을 입력하시려면 zhongwen을 입력하시고 space를누르시면됩니다.
  • 北京 을 입력하시려면 beijing을 입력하시고 space를 누르시면 됩니다.
닫기
    인기검색어 순위 펼치기

    RISS 인기검색어

      검색결과 좁혀 보기

      선택해제
      • 좁혀본 항목 보기순서

        • 원문유무
        • 원문제공처
        • 등재정보
        • 학술지명
        • 주제분류
        • 발행연도
        • 작성언어
        • 저자
          펼치기

      오늘 본 자료

      • 오늘 본 자료가 없습니다.
      더보기
      • 무료
      • 기관 내 무료
      • 유료
      • KCI등재

        A New Symmetric Cascaded Multilevel Inverter Topology Using Single and Double Source Unit

        Jagabar Sathik Mohd. Ali,Ramani Kannan 전력전자학회 2015 JOURNAL OF POWER ELECTRONICS Vol.15 No.4

        In this paper, a new symmetric multilevel inverter is proposed. A simple structure for the cascaded multilevel inverter topology is also proposed, which produces a high number of levels with the application of few power electronic devices. The symmetric multilevel inverter can generate 2n+1 levels with a reduced number of power switches. The basic unit is composed of a single and double source unit (SDS-unit). The application of this SDS-unit is for reducing the number of power electronic components like insulated gate bipolar transistors, freewheeling diodes, gate driver circuits, dc voltage sources, and blocked voltages by switches. Various new algorithms are recommended to determine the magnitude of dc sources in a cascaded structure. Furthermore, the proposed topology is optimized for different goals. The proposed cascaded structure is compared with other similar topologies. For verifying the performance of the proposed basic symmetric and cascaded structure, results from a computer-based MATLAB/Simulink simulation and from experimental hardware are also discussed.

      • SCIESCOPUSKCI등재

        A New Symmetric Cascaded Multilevel Inverter Topology Using Single and Double Source Unit

        Mohd. Ali, Jagabar Sathik,Kannan, Ramani The Korean Institute of Power Electronics 2015 JOURNAL OF POWER ELECTRONICS Vol.15 No.4

        In this paper, a new symmetric multilevel inverter is proposed. A simple structure for the cascaded multilevel inverter topology is also proposed, which produces a high number of levels with the application of few power electronic devices. The symmetric multilevel inverter can generate 2n+1 levels with a reduced number of power switches. The basic unit is composed of a single and double source unit (SDS-unit). The application of this SDS-unit is for reducing the number of power electronic components like insulated gate bipolar transistors, freewheeling diodes, gate driver circuits, dc voltage sources, and blocked voltages by switches. Various new algorithms are recommended to determine the magnitude of dc sources in a cascaded structure. Furthermore, the proposed topology is optimized for different goals. The proposed cascaded structure is compared with other similar topologies. For verifying the performance of the proposed basic symmetric and cascaded structure, results from a computer-based MATLAB/Simulink simulation and from experimental hardware are also discussed.

      • SCIESCOPUSKCI등재

        A New Symmetric Multilevel Inverter Topology Using Single and Double Source Sub-Multilevel Inverters

        Ramani, Kannan,Sathik, Mohd. Ali Jagabar,Sivakumar, Selvam The Korean Institute of Power Electronics 2015 JOURNAL OF POWER ELECTRONICS Vol.15 No.1

        In recent years, the multilevel converters have been given more attention due to their modularity, reliability, failure management and multi stepped output waveform with less total harmonic distortion. This paper presents a novel symmetric multilevel inverter topology with reduced switching components to generate a high quality stepped sinusoidal voltage waveform. The series and parallel combinations of switches in the proposed topology reduce the total number of conducting switches in each level of output voltages. In addition, a comparison between the proposed topology with another topology from the literature is presented. To verify the proposed topology, the computer based simulation model is developed using MATLAB/Simulink and experimentally with a prototype model results are then compared.

      • KCI등재

        Expression of NAC transcription factor is altered under intermittent drought stress and re-watered conditions in Hevea brasiliensis

        Luke, Lisha P.,Sathik, M.B. Mohamed,Thomas, Molly,Kuruvilla, Linu,Sumesh, K.V. The Korean Society of Plant Biotechnology 2017 식물생명공학회지 Vol.26 No.4

        Drought stress is one of the important factors that restrict the expansion of Hevea brasiliensis cultivation to non-traditional regions experiencing extreme weather conditions. Plants respond to drought stress by triggering expression of several drought responsive genes including transcription factors which in turn trigger expression of various downstream signalling pathways and adaptive networks. Expression of such drought responsive genes may revert back to their original level upon re-watering. However, no reports are available on such phenomenon in Hevea and hence, this study was initiated. For this purpose, NAC transcription factor (NAC tf) was chosen as candidate gene. Its expression levels were monitored under intermittent drought as well as irrigated conditions in two clones (RRII 105 and RRIM 600) of H. brasiliensis with contrasting tolerance level. Copy number of NAC tf was found similar in both the clones. Expression of NAC tf was found highly up-regulated in RRIM 600 (a relatively drought tolerant clone) than in RRII 105 (a relatively drought susceptible clone) throughout the drought incidences which upon re-watering, reached back to its original levels in both the clones. The study indicated the existence of an association between expression of NAC tf and drought tolerance trait exhibited by the tolerant clone RRIM 600. The study also proves the influence of drought and re-watering on the leaf photosynthesis and expression of NAC tf in H. brasiliensis.

      • KCI등재

        Identification and Validation of Cold Responsive MicroRNAs of Hevea brasiliensis Using High Throughput Sequencing

        Linu Kuruvilla,MB Mohamed Sathik,Molly Thomas,Lisha P Luke,Sumesh KV 한국작물학회 2017 Journal of crop science and biotechnology Vol.20 No.5

        Cold stress is one of the major abiotic factors that influence the productivity and geographical distribution of many agriculturally important crops like Hevea brasiliensis. Cultivation of H. brasiliensis in India is being extended to northeastern regions, where low temperature during winter adversely affects its survival, growth, and productivity. Developing cold-tolerant genotypes is a primary requisite to maximize the productivity under such challenging environmental conditions. However, lack of methods for early evaluation of cold tolerance in the newly developed clones and the extensive time required for assessing their tolerance in the field are major constraints for clonal selection. The present study was initiated with an objective to identify and characterize cold stress responsive miRNAs from H. brasiliensis that show stronger association with cold tolerance. Next generation sequencing using Illumina HiSeq method revealed the expression of 21 and 29 conserved miRNA (from clone RRIM 600) families in cold-stressed and control samples, respectively. Forty-two novel miRNAs were identified from this study. Upon differential expression analysis, eight conserved miRNAs were found commonly expressed in both the samples. When expression analyses were performed subsequently with six selected miRNAs in two Hevea clones (viz. RRII 105 and RRIM 600), miR169 showed a strong association with cold tolerance. miRNAs such as miR482 and miR159 also exhibited association with cold tolerance. This study suggests the possibility of employing these miRNAs as markers for cold tolerance after validation in more number of genotypes with varying levels of cold tolerance.

      • SCIESCOPUSKCI등재

        Development of a Switched Diode Asymmetric Multilevel Inverter Topology

        Karthikeyan, D.,Krishnasamy, Vijayakumar,Sathik, Mohd. Ali Jagabar The Korean Institute of Power Electronics 2018 JOURNAL OF POWER ELECTRONICS Vol.18 No.2

        This paper presents a new asymmetrical multilevel inverter with a reduced number of power electronic components. The proposed multilevel inverter is analyzed using two different configurations: i) First Configuration (with a switched diode) and ii) Second Configuration (without a switched diode). The presented topologies are compared with recent multilevel inverter topologies in terms of number of switches, gate driver circuits and blocking voltages. The proposed topologies can be cascaded to generate the maximum number of output voltage levels and they are suitable for high voltage applications. Various power quality issues are addressed for both of the configurations. The proposed 11-level inverter configuration is simulated using MATLAB and it is validated with a laboratory based experimental setup.

      • KCI등재

        Development of a Switched Diode Asymmetric Multilevel Inverter Topology

        D. Karthikeyan,Vijayakumar Krishnasamy,Mohd. Ali Jagabar Sathik 전력전자학회 2018 JOURNAL OF POWER ELECTRONICS Vol.18 No.2

        This paper presents a new asymmetrical multilevel inverter with a reduced number of power electronic components. The proposed multilevel inverter is analyzed using two different configurations: i) First Configuration (with a switched diode) and ii) Second Configuration (without a switched diode). The presented topologies are compared with recent multilevel inverter topologies in terms of number of switches, gate driver circuits and blocking voltages. The proposed topologies can be cascaded to generate the maximum number of output voltage levels and they are suitable for high voltage applications. Various power quality issues are addressed for both of the configurations. The proposed 11-level inverter configuration is simulated using MATLAB and it is validated with a laboratory based experimental setup.

      • KCI등재

        Expression of NAC transcription factor is altered under intermittent drought stress and re-watered conditions in Hevea brasiliensis

        Lisha P. Luke,M. B. Mohamed Sathik,Molly Thomas,Linu Kuruvilla,K.V. Sumesh 한국식물생명공학회 2017 JOURNAL OF PLANT BIOTECHNOLOGY Vol.44 No.2

        Drought stress is one of the important factors that restrict the expansion of Hevea brasiliensis cultivation to nontraditional regions experiencing extreme weather conditions. Plants respond to drought stress by triggering expression of several drought responsive genes including transcription factors which in turn trigger expression of various downstream signalling pathways and adaptive networks. Expression of such drought responsive genes may revert back to their original level upon re-watering. However, no reports are available on such phenomenon in Hevea and hence, this study was initiated. For this purpose, NAC transcription factor (NAC tf) was chosen as candidate gene. Its expression levels were monitored under intermittent drought as well as irrigated conditions in two clones (RRII 105 and RRIM 600) of H. brasiliensis with contrasting tolerance level. Copy number of NAC tf was found similar in both the clones. Expression of NAC tf was found highly up-regulated in RRIM 600 (a relatively drought tolerant clone) than in RRII 105 (a relatively drought susceptible clone) throughout the drought incidences which upon re-watering, reached back to its original levels in both the clones. The study indicated the existence of an association between expression of NAC tf and drought tolerance trait exhibited by the tolerant clone RRIM 600. The study also proves the influence of drought and re-watering on the leaf photosynthesis and expression of NAC tf in H. brasiliensis.

      • KCI등재

        A New Symmetric Multilevel Inverter Topology Using Single and Double Source Sub-Multilevel Inverters

        Kannan Ramani,Mohd. Ali Jagabar Sathik,Selvam Sivakumar 전력전자학회 2015 JOURNAL OF POWER ELECTRONICS Vol.15 No.1

        In recent years, the multilevel converters have been given more attention due to their modularity, reliability, failure management and multi stepped output waveform with less total harmonic distortion. This paper presents a novel symmetric multilevel inverter topology with reduced switching components to generate a high quality stepped sinusoidal voltage waveform. The series and parallel combinations of switches in the proposed topology reduce the total number of conducting switches in each level of output voltages. In addition, a comparison between the proposed topology with another topology from the literature is presented. To verify the proposed topology, the computer based simulation model is developed using MATLAB/Simulink and experimentally with a prototype model results are then compared.

      • SCOPUS

      연관 검색어 추천

      이 검색어로 많이 본 자료

      활용도 높은 자료

      해외이동버튼