스마트그리드를 위한 다채널 동기 및 비동기 통신용 IC 설계 = The Design of Multi-channel Synchronous and Asynchronous Communication IC for the Smart Grid

다국어 초록 (Multilingual Abstract)

In this paper, the IC(Integrated Circuit) for multi-channel synchronous communication was designed by using FPGA and VHDL language. The existing chips for synchronous communication that has been used commercially are composed for one to two channels. Therefore, when communication system with three channels or more is made, the cost becomes high and it becomes complicated for communication system to be realized and also has very little buffer, load that is placed into Microprocessor increases heavily in case of high speed communication or transmission of high-capacity data. The designed IC was improved the function and performance of communication system and reduced costs by designing 8 synchronous communication channels with only one IC, and it has the size of transmitter/receiver buffer with 1024 bytes respectively and consequently high speed communication became possible. It was designed with a communication signal of a form various encoding. To detect errors of communications, the CRC-ITU-T logic and channel MUX logic was designed with hardware logics so that the malfunction can be prevented and errors can be detected more easily and input/output port regarding each communication channel can be used flexibly and consequently the reliability of system was improved. In order to show the performance of designed IC, the test was conducted successfully in QuartusⅡ simulation and experiment and the excellence was compared with the 85C3016VSC of ZILOG company that are used widely as chips for synchronous communication.

참고문헌 (Reference)

1 이일우, "스마트그리드 정보통신기술" 27 (27): 1-3, 2010

2 양 오, "논리회로도와 VHDL를 이용한 디지털 시스템 설계" 내하출판사 2011

3 ZILOG, "Z80C30/Z85C30 CMOS SCC Serial Communications Controller Product Specification"

4 Sudhakar Yalamanchili, "VHDL Starter's Guide" PRENTICE HALL 1998

5 Altera Corporation, "Quartus II Web Edition"

6 Waterman, Steve, "Lab Manual for Digital Electronics with VHDL Quartus Version"

7 양 오, "FPGA를 이용한 시퀀스 로직 제어용 고속 프로세서 설계" 48 (48): 1554-1563, 1999

8 옥승규, "FPGA를 이용한 다채널 비동기 통신용 IC 설계" 대한전자공학회 47 (47): 28-37, 2010

9 이상덕, "Embedded PCI Local Bus Core의 VHDL을 이용한 설계" 2003

10 In-Sik Hong, "Design of a 16 bit Basic Computer Processor using VHDL" 3 : 615-628, 1997

11 Hee-Don Seo, "Design of AAL-2 Multimedia Communication Protocol Function Using VHDL" 6 (6): 47-53, 1999

12 Doo-Youl Park, "A study on the Modeling and design of Parwan CPU using a VHDL" 7 (7): 20-29, 2002

13 ATMEL, "8-bit AVR Microcontroller ATmega128 Data Sheet"