http://chineseinput.net/에서 pinyin(병음)방식으로 중국어를 변환할 수 있습니다.
변환된 중국어를 복사하여 사용하시면 됩니다.
Approximate Multipliers Using Bio-Inspired Algorithm
Kunaraj Kumarasamy,K. K. Senthilkumar,Vaithiyanathan Dhandapani 대한전기학회 2021 Journal of Electrical Engineering & Technology Vol.16 No.1
As most of the real-world problems are imprecise, dedicating a lot of hardware for precise computations is futile for lowpower applications and few applications where the precision is not of paramount importance. For such applications an imprecise computational block is suffi cient if it has other performance benefi ts like low power and low area. We propose Constrained Cartesian Genetic Programming (CCGP), a variant of CGP to evolve lower order imprecise multipliers and further the higher order multipliers are constructed from them. Gate-level architectures for 2 × 2, 3 × 2, 3 × 3 and 4 × 4 imprecise multipliers are evolved. Also, we propose few partitioning methodologies for the construction of higher order multipliers using the evolved imprecise lower order multipliers. The constructed evolved-partitioned multiplier (EPM) of orders 8 × 8 and 16 × 16 has signifi cant performance benefi ts over the existing multiplier architectures in terms of cell area and power. The circuits are synthesized using Cadence SoC Encounter ® using TSMC ® 180 nm standard cell library. The 16-bit EPMs show a maximum power reduction of 33% compared to other truncated multipliers and an area improvement of 2%.
Analysis Optimum Sizing of 12 T PCSA for High Speed Soft Error Tolerant Logic Circuits Design
Aruna A. Ranjani,Kamala J.,Hanuman C. R. S.,Vaithiyanathan Dhandapani 대한전기학회 2022 Journal of Electrical Engineering & Technology Vol.17 No.6
Recent developments in electronics aim at low power, multitasking, small size intelligent and smart appliances. Memory should be an integral part of the appliances to achieve intelligence in smart devices. Perpendicular magnetic tunnel junction (PMTJ) is a novel semiconductor device that fulfi lls the demands of modern electronics in the design of memories. They are used to provide nonvolatile inputs for the logic circuits and in-memory computing. These devices are based on either spin transfer torque (STT) or spin–orbit torque (SOT) switching mechanisms. This paper proposes an optimum sizing of 12 T pre charge sense amplifi er (PCSA). The circuit is analysed for soft error tolerance and noise analysis. It shows that it is more reliable than the SRAM and DCM-based sense amplifi er. The equal sizing is chosen for NMOS and PMOS devices, ignoring mobility considerations. A full adder (FA) and logic gate—AND are designed with magnetic writing circuit, NMOS tree and proposed 12 T PCSA. The error tolerance is analysed by inducing single event multiple upset (SEMU) at vulnerable nodes of the 12 T optimized structure. It has been proven that the SOT based read write parallel switching (RWPS) circuit integrated with the proposed PCSA has a higher error tolerance rate and speed. The SOT-based logic structures have 64% and 60% reduced delay for FA and logic AND gate, respectively, compared to STT based switching circuits. The WSNM and RSNM characteristics are analysed for 6 T and 12 T SRAM architecture. This paper designs SOT based complex hybrid magnetic/ CMOS structures with higher tolerance against radiation using optimized PCSA and it is suitable for aerospace application.