http://chineseinput.net/에서 pinyin(병음)방식으로 중국어를 변환할 수 있습니다.
변환된 중국어를 복사하여 사용하시면 됩니다.
- 中文 을 입력하시려면 zhongwen을 입력하시고 space를누르시면됩니다.
- 北京 을 입력하시려면 beijing을 입력하시고 space를 누르시면 됩니다.
RISS 인기검색어
- 검색키워드
- 저자 : Molahosseini, Amir Sabbagh (검색결과 1 건)
- 무료
- 기관 내 무료
- 유료
-
Taheri, MohammadReza,Navi, Keivan,Molahosseini, Amir Sabbagh Electronics and Telecommunications Research Instit 2020 ETRI Journal Vol.42 No.4
Scaling is an important operation because of the iterative nature of arithmetic processes in digital signal processors (DSPs). In residue number system (RNS)-based DSPs, scaling represents a performance bottleneck based on the complexity of intermodulo operations. To design an efficient RNS scaler for special moduli sets, a body of literature has been dedicated to the study of the well-known moduli sets {2<sup>n</sup> - 1, 2<sup>n</sup>, 2<sup>n</sup> + 1} and {2<sup>n</sup>, 2<sup>n</sup> - 1, 2<sup>n+1</sup> - 1}, and their extension in vertical or horizontal forms. In this study, we propose an efficient programmable RNS scaler for the arithmetic-friendly moduli set {2<sup>n+p</sup>, 2<sup>n</sup> - 1, 2<sup>n+1</sup> - 1}. The proposed algorithm yields high speed and energy-efficient realization of an RNS programmable scaler based on the effective exploitation of the mixed-radix representation, parallelism, and a hardware sharing technique. Experimental results obtained for a 130 nm CMOS ASIC technology demonstrate the superiority of the proposed programmable scaler compared to the only available and highly effective hybrid programmable scaler for an identical moduli set. The proposed scaler provides 43.28% less power consumption, 33.27% faster execution, and 28.55% more area saving on average compared to the hybrid programmable scaler.
ScienceON연관 검색어 추천
이 검색어로 많이 본 자료
활용도 높은 자료
