http://chineseinput.net/에서 pinyin(병음)방식으로 중국어를 변환할 수 있습니다.
변환된 중국어를 복사하여 사용하시면 됩니다.
Jin Li,Jinjun Liu,Dushan Boroyevich,Paolo Mattavelli,Yaosuo Xue 전력전자학회 2011 ICPE(ISPE)논문집 Vol.2011 No.5
This paper analyzes and compares three-level diode neutral-point-clamped zero-current-transition (DNPC-3L ZCT) inverter and three-level active neutral-point-clamped zero-current-transition (ANPC-3L ZCT) inverter. The two multilevel soft-switching topologies are compared with respect to switching energy, volume, as well as parasitic inductance influence. The comparison results reveal that the ANPC-3L ZCT inverter takes advantage over DNPC-3L ZCT inverter with lower volume, lower switching losses, and less sensitivity to parasitic inductance. 80 kVA half-bridge prototypes of the two soft-switching topologies are implemented and tested; the experimental results verify the analysis.
Electronic Power Distribution Systems Dynamic Interactions in Hybrid AC/DC
I. Cvetkovic,D. Boroyevich,D. Dong,P.Mattavelli,R. Burgos,M. Jaksic,G. Francis,Z. Shen,S. Ahmed,F. Wang 전력전자학회 2011 ICPE(ISPE)논문집 Vol.2011 No.5
Hybrid electronic power distribution systems have majority of loads interfaced to energy sources through power electronics converters. Furthermore, all alternative, sustainable, and distributed energy sources can only be connected to electric grid through power electronics equipment. However, one of the main challenges in designing and developing of these hybrid ac/dc systems has been modeling and analysis of dynamic interactions between converters at the synchronous and higher frequencies. In order to address these problems, this paper employs terminal-behavioral modeling of power converters as possible methodology for analysis, system-level design, stability, and subsystem interactions study. Some simulation and experimental results are both shown for model verification and validation purposes.
Gwo Giun Lee,Yen-Kuang Chen,Mattavelli, M.,Jang, E.S. IEEE 2009 IEEE transactions on circuits and systems for vide Vol.19 No.11
<P>Concurrently exploring both algorithmic and architectural optimizations is a new design paradigm. This survey paper addresses the latest research and future perspectives on the simultaneous development of video coding, processing, and computing algorithms with emerging platforms that have multiple cores and reconfigurable architecture. As the algorithms in forthcoming visual systems become increasingly complex, many applications must have different profiles with different levels of performance. Hence, with expectations that the visual experience in the future will become continuously better, it is critical that advanced platforms provide higher performance, better flexibility, and lower power consumption. To achieve these goals, algorithm and architecture co-design is significant for characterizing the algorithmic complexity used to optimize targeted architecture. This paper shows that seamless weaving of the development of previously autonomous visual computing algorithms and multicore or reconfigurable architectures will unavoidably become the leading trend in the future of video technology.</P>