http://chineseinput.net/에서 pinyin(병음)방식으로 중국어를 변환할 수 있습니다.
변환된 중국어를 복사하여 사용하시면 됩니다.
Forwarded-clock 수신기를 위한 Analog Front-end 설계
박관서(Kwanseo Park),정덕균(Deog-Kyoon Jeong) 대한전자공학회 2015 대한전자공학회 학술대회 Vol.2015 No.6
In this work, a front-end circuit for forwarded clock receiver is proposed. The front-end circuit contains a CTLE and a clock buffer which operate at 25Gb/s and 6.25GHz, respectively. Since the degeneration resistor and capacitor of CTLE are controllable, the peak gain and DC gain can be changed. To reduce the power dissipation and set the common level, the clock buffer is designed by using inverter chains and resistive feedback.