http://chineseinput.net/에서 pinyin(병음)방식으로 중국어를 변환할 수 있습니다.
변환된 중국어를 복사하여 사용하시면 됩니다.
An SEU-Tolerant DICE Latch Design With Feedback Transistors
Wang, H.-B,Li, Y.-Q,Chen, L.,Li, L.-X,Liu, R.,Baeg, S.,Mahatme, N.,Bhuva, B. L.,Wen, S.-J,Wong, R.,Fung, R. Professional Technical Group on Nuclear Science 2015 IEEE transactions on nuclear science Vol.62 No.2
<P>This paper presents an SEU-tolerant Dual Interlocked Storage Cell (DICE) latch design with both PMOS and NMOS transistors in the feedback paths. The feedback transistors improve the SEU tolerance by increasing the feedback loop delay during the hold mode. The latch design was implemented in a shift register fashion at a 130-nm bulk CMOS process node. Exposures to heavy-ions exhibited a significantly higher upset LET threshold and lower cross-section compared with the traditional DICE latch design. Performance penalties in terms of write delay, power, and area are non-significant compared to traditional DICE design.</P>