RISS 학술연구정보서비스

검색
다국어 입력

http://chineseinput.net/에서 pinyin(병음)방식으로 중국어를 변환할 수 있습니다.

변환된 중국어를 복사하여 사용하시면 됩니다.

예시)
  • 中文 을 입력하시려면 zhongwen을 입력하시고 space를누르시면됩니다.
  • 北京 을 입력하시려면 beijing을 입력하시고 space를 누르시면 됩니다.
닫기
    인기검색어 순위 펼치기

    RISS 인기검색어

      검색결과 좁혀 보기

      선택해제

      오늘 본 자료

      • 오늘 본 자료가 없습니다.
      더보기
      • Hardware implementation of unified two dimensional Discrete Cosine Transform computation for Ultra-High Definition

        Meeturani Jagdishram Sharma 건국대학교 대학원 2012 국내석사

        RANK : 233039

        In this research work, a fast and cost-effective algorithm for computing the two-dimensional 4×4 integer transform using the 8×8 integer transform for H.264 is presented. It is shown that both 4×4 and 8×8 integer transforms can be implemented by simple addition operations by Kronecker product and direct sum operations. The 4×4 and 8×8 integer transforms are broken into stages, and by inserting input reordering matrices, about half of the blocks of the 4×4 integer transform are implemented via stages of the 8×8 integer transform. The dual clock pipelined architecture is proposed based on integer matrix decomposition of forward transform. The synthesis result shows that the proposed design requires approximately 46K gates. The design achieves a throughput of 14G pixels/sec for 4×4 integer transform computation and 18.7G pixels/sec for 8×8 integer transform computation. The proposed architecture has 2 times the throughput of the other existing architectures with smaller resource consumption. Due to the high throughput to area ratio, the proposed design can effectively be integrated into real-time processing of H.264/AVC high definition video.

      연관 검색어 추천

      이 검색어로 많이 본 자료

      활용도 높은 자료

      해외이동버튼