http://chineseinput.net/에서 pinyin(병음)방식으로 중국어를 변환할 수 있습니다.
변환된 중국어를 복사하여 사용하시면 됩니다.
- 中文 을 입력하시려면 zhongwen을 입력하시고 space를누르시면됩니다.
- 北京 을 입력하시려면 beijing을 입력하시고 space를 누르시면 됩니다.
RISS 인기검색어
- 검색키워드
- 저자 : Man Mohan Garg (검색결과 2 건)
- 무료
- 기관 내 무료
- 유료
-
Effect of Non-Idealities on the Design and Performance of a DC-DC Buck Converter
Garg, Man Mohan,Pathak, Mukesh Kumar,Hote, Yogesh Vijay The Korean Institute of Power Electronics 2016 JOURNAL OF POWER ELECTRONICS Vol.16 No.3
In this study, the performance of a direct current (DC)-DC buck converter is analyzed in the presence of non-idealities in passive components and semiconductor devices. The effect of these non-idealities on the various design issues of a DC-DC buck converter is studied. An improved expression for duty cycle is developed to compensate the losses that occur because of the non-idealities. The design equations for inductor and capacitor calculation are modified based on this improved expression. The effect of the variation in capacitor equivalent series resistance (ESR) on output voltage ripple (OVR) is analyzed in detail. It is observed that the value of required capacitance increases with ESR. However, beyond a maximum value of ESR (r<sub>c,max</sub>), the capacitor is unable to maintain OVR within a specified limit. The expression of r<sub>c,max</sub> is derived in terms of specified OVR and inductor current ripple. Finally, these theoretical studies are validated through MATLAB simulation and experimental results.
-
Effect of Non-Idealities on the Design and Performance of a DC-DC Buck Converter
Man Mohan Garg,Mukesh Kumar Pathak,Yogesh Vijay Hote 전력전자학회 2016 JOURNAL OF POWER ELECTRONICS Vol.16 No.3
In this study, the performance of a direct current (DC)–DC buck converter is analyzed in the presence of non-idealities in passive components and semiconductor devices. The effect of these non-idealities on the various design issues of a DC–DC buck converter is studied. An improved expression for duty cycle is developed to compensate the losses that occur because of the non-idealities. The design equations for inductor and capacitor calculation are modified based on this improved expression. The effect of the variation in capacitor equivalent series resistance (ESR) on output voltage ripple (OVR) is analyzed in detail. It is observed that the value of required capacitance increases with ESR. However, beyond a maximum value of ESR (rc,max), the capacitor is unable to maintain OVR within a specified limit. The expression of rc,max is derived in terms of specified OVR and inductor current ripple. Finally, these theoretical studies are validated through MATLAB simulation and experimental results.
연관 검색어 추천
이 검색어로 많이 본 자료
활용도 높은 자료
