http://chineseinput.net/에서 pinyin(병음)방식으로 중국어를 변환할 수 있습니다.
변환된 중국어를 복사하여 사용하시면 됩니다.
Damrongplasit, Nattapol,Sung Hwan Kim,Changhwan Shin,Liu, Tsu-Jae King IEEE 2013 IEEE TRANSACTIONS ON NANOTECHNOLOGY Vol.12 No.6
<P>The impact of gate line-edge roughness (LER) on the performance of the planar germanium-source tunnel FET with gate length Lg = 30 nm is studied via 3-D device simulation. Depending on the source formation process, gate LER can result in source LER. Therefore, two extreme cases of the source edge profile are considered herein: smooth edge and rough edge. Threshold voltage VT variation due to gate LER is found to be minimal in each case, as compared to VT variation caused by random dopant fluctuations (RDF). Gate LER is also found to have negligible impact on the off-state leakage current floor. In the case of a source with smooth edge, gate-LER induced variation in on-state drive current can be significant.</P>