원전용 IC를 위한 CMOS 디지털 논리회로의 내방사선 모델 설계 및 누적방사선 손상 분석

다국어 초록 (Multilingual Abstract)

ICs(Integrated circuits) for nuclear power plant exposed to radiation environment occur malfunctions and data errors by the TID(Total ionizing dose) effects among radiation-damage phenomenons. In order to protect ICs from the TID effects, this paper proposes a radiation-hardening of the logic circuit(D-latch) which used for the data synchronization and the clock division in the ICs design. The radiation-hardening technology in the logic device(NAND) that constitutes the proposed RH(Radiation-hardened) D-latch is structurally more advantageous than the conventional technologies in that it keeps the device characteristics of the commercial process. Because of this, the unit cell based design of the RH logic device is possible, which makes it easier to design RH ICs, including digital logic circuits, and reduce the time and cost required in RH circuit design. In this paper, we design and modeling the structure of RH D-latch based on commercial 0.35㎛ CMOS process using Silvaco’s TCAD 3D tool. As a result of verifying the radiation characteristics by applying the radiation-damage M&S (Modeling&Simulation) technique, we have confirmed the radiation-damage of the standard D-latch and the RH performance of the proposed D-latch by the TID effects.

목차 (Table of Contents)

• Abstract
• 1. 서론
• 2. 본론
• 3. 결론
• References

참고문헌 (Reference)

1 오승찬, "즉발감마선에 의한 상용전자소자의 피해현상분석 연구" 대한전기학회 61 (61): 1448-1453, 2012

2 김종열, "상용 반도체 소자를 이용한 내방사선 원전 센서신호 공통회로 연구" 대한전기학회 63 (63): 1248-1252, 2014

3 H. J. Barnaby, "Total-Ionizing-Dose Effects in Modern CMOS Technologies" 53 (53): 3103-3120, 2006

4 T. R. Oldham, "Total Ionizing Dose Effects in MOS Oxides and Devices" 50 (50): 483-496, 2003

5 G. C. Messenger, "The Effects of Radiation On Electronic Systems" Springer Press 1992

6 Li Chen, "Study of N-Channel MOSFETs with an Enclosed-Gate Layout in a 0.18um CMOS technology" 52 (52): 861-867, 2005

7 T. R. Oldham, "Post-Irradiation Effects in Field Oxide Isolation structures" 34 (34): 1184-1189, 1987

8 A. S. Sedra, "Microelectronic Circuits, 5th ed" Oxford 2004

9 H. M. Hashemian, "Maintenance of Process Instrumentation in Nuclear Power Plants" Springer Press 2006

10 이민웅, "Implementation of a Radiation-hardened I-gate n-MOSFET and Analysis of its TID(Total Ionizing Dose) Effects" 대한전기학회 12 (12): 1619-1626, 2017

11 N. Saks, "Generation of interface states by ionizing radiation in very thin MOS oxides" 33 (33): 1185-1190, 1986

12 D. M. Fleetwood, "Effects of oxide traps, interface traps, and 'border traps' on metal-oxide-semiconductor devices" 73 : 5058-5074, 1993

13 M. S. Lee, "Dummy Gate-Assisted n-MOSFET Layout for a Radiation-Tolerant Integrated Circuit" 60 (60): 3084-3091, 2013

14 Y. Li et al., "Anomalous radiation effects in fully depleted SOI MOSFETs fabricated on SIMOX" 48 : 2146-2151, 2001

15 W. J. Snoeys, "A New NMOS Layout Structure for Radiation Tolerance" 49 (49): 2002