RISS 학술연구정보서비스

검색
다국어 입력

http://chineseinput.net/에서 pinyin(병음)방식으로 중국어를 변환할 수 있습니다.

변환된 중국어를 복사하여 사용하시면 됩니다.

예시)
  • 中文 을 입력하시려면 zhongwen을 입력하시고 space를누르시면됩니다.
  • 北京 을 입력하시려면 beijing을 입력하시고 space를 누르시면 됩니다.
닫기
    인기검색어 순위 펼치기

    RISS 인기검색어

      KCI등재 SCIE SCOPUS

      A Modified Switched-Diode Topology for Cascaded Multilevel Inverters

      한글로보기

      https://www.riss.kr/link?id=A102064937

      • 0

        상세조회
      • 0

        다운로드
      서지정보 열기
      • 내보내기
      • 내책장담기
      • 공유하기
      • 오류접수

      부가정보

      다국어 초록 (Multilingual Abstract)

      In this paper, a single phase modified switched-diode topology for both symmetrical and asymmetrical cascaded multilevel inverters is presented. It consists of a Modified Switched-Diode Unit (MSDU) and a Twin Source Two Switch Unit (TSTSU) to produce ...

      In this paper, a single phase modified switched-diode topology for both symmetrical and asymmetrical cascaded multilevel inverters is presented. It consists of a Modified Switched-Diode Unit (MSDU) and a Twin Source Two Switch Unit (TSTSU) to produce distinct positive voltage levels according to the operating modes. An additional H-bridge synthesizes a voltage waveform, where the voltage levels of either polarity have less Total Harmonic Distortion (THD). Higher-level inverters can be built by cascading MSDUs. A comparative analysis is done with other topologies. The proposed topology results in reductions in the number of power switches, losses, installation area, voltage stress and converter cost. The Nearest Level Control (NLC) technique is employed to generate the gating signals for the power switches. To verify the performance of the proposed structure, simulation results are carried out by a PSIM under both steady state and dynamic conditions. Experimental results are presented to validate the simulation results.

      더보기

      목차 (Table of Contents)

      • Abstract
      • Ⅰ. INTRODUCTION
      • Ⅱ. PROPOSED MODEL
      • Ⅲ. OPERATING MODES
      • Ⅳ. COMPARATIVE ANALYSIS
      • Abstract
      • Ⅰ. INTRODUCTION
      • Ⅱ. PROPOSED MODEL
      • Ⅲ. OPERATING MODES
      • Ⅳ. COMPARATIVE ANALYSIS
      • Ⅴ. CONTROL SCHEME
      • Ⅵ. SIMULATION RESULTS
      • Ⅶ. EXPERIMENTAL RESULTS
      • Ⅷ. CONCLUSIONS
      • REFERENCES
      더보기

      참고문헌 (Reference)

      1 M. M. Masaoud, "Threephase hybrid multilevel inverter with less power electronic components using space vector modulation" 7 (7): 1256-1265, 2014

      2 G. Waltirch, "Three-phase cascaded multilevel inverter using power cells with two inverter legs in series" 57 (57): 2605-2612, 2010

      3 M. F. Kangarlu, "Symmetric multilevel inverter with reduced components based on non-insulated dc voltage sources" 5 (5): 571-581, 2012

      4 A. Mokhberdoran, "Symmetric and asymmetric design and implementation of new cascaded multilevel inverter topology" 29 (29): 6712-6724, 2014

      5 R. S. Alishah, "Switched-diode structure for multilevel converter with reduced number of power electronic devices" 7 (7): 648-656, 2014

      6 C. I. Odeh, "Single-phase 9-level hybridised cascaded multilevel inverter" 6 (6): 468-477, 2013

      7 I. Ahmed, "Simplified space vector modulation techniques for multilevel inverters" 31 (31): 8483-8499, 2016

      8 I. Ahmed, "Simplified space vector modulation technique for seven-level cascaded H-bridge inverter" 7 (7): 604-613, 2014

      9 E. Babaei, "Reduction of dc voltage sources and switches in asymmetrical multilevel converters using a novel topology" 77 (77): 1073-1085, 2007

      10 Y. Ounejjar, "Packed U cells multilevel converter topology : theoretical study and experimental validation" 58 (58): 1294-1306, 2011

      1 M. M. Masaoud, "Threephase hybrid multilevel inverter with less power electronic components using space vector modulation" 7 (7): 1256-1265, 2014

      2 G. Waltirch, "Three-phase cascaded multilevel inverter using power cells with two inverter legs in series" 57 (57): 2605-2612, 2010

      3 M. F. Kangarlu, "Symmetric multilevel inverter with reduced components based on non-insulated dc voltage sources" 5 (5): 571-581, 2012

      4 A. Mokhberdoran, "Symmetric and asymmetric design and implementation of new cascaded multilevel inverter topology" 29 (29): 6712-6724, 2014

      5 R. S. Alishah, "Switched-diode structure for multilevel converter with reduced number of power electronic devices" 7 (7): 648-656, 2014

      6 C. I. Odeh, "Single-phase 9-level hybridised cascaded multilevel inverter" 6 (6): 468-477, 2013

      7 I. Ahmed, "Simplified space vector modulation techniques for multilevel inverters" 31 (31): 8483-8499, 2016

      8 I. Ahmed, "Simplified space vector modulation technique for seven-level cascaded H-bridge inverter" 7 (7): 604-613, 2014

      9 E. Babaei, "Reduction of dc voltage sources and switches in asymmetrical multilevel converters using a novel topology" 77 (77): 1073-1085, 2007

      10 Y. Ounejjar, "Packed U cells multilevel converter topology : theoretical study and experimental validation" 58 (58): 1294-1306, 2011

      11 Amarendra Matsa, "Optimized Space Vector Pulse-width Modulation Technique for a Five-level Cascaded H-Bridge Inverter" 전력전자학회 14 (14): 937-945, 2014

      12 R. S. Alishah, "Novel topologies for symmetric, asymmetric, and cascade switched-diode multilevel converter with minimum number of power electronic components" 61 (61): 5300-5310, 2014

      13 A. Masaoud, "Novel configuration for multilevel DC-link three-phase five-level inverter" 7 (7): 3052-3061, 2014

      14 R. S. Alishah, "New hybrid structure for multilevel inverter with fewer number of components for high-voltage levels" 7 (7): 96-104, 2014

      15 E. Babaei, "New cascaded multilevel inverter topology with minimum number of switches" 50 (50): 2761-2767, 2009

      16 J Rodrigues, "Multilevel inverters : a survey of topologies controls and applications" 49 (49): 724-738, 2002

      17 K. K. Gupta, "Multilevel inverter topology based on series connected switched sources" 6 (6): 164-174, 2013

      18 K. K. Gupta, "Multilevel inverter topologies with reduced device count : a review" 31 (31): 135-151, 2016

      19 Mohan M. Renge, "Multilevel Inverter to Reduce Common Mode Voltage in AC Motor Drives Using SPWM Technique" 전력전자학회 11 (11): 21-27, 2011

      20 W. K. Choi, "H-bridge based multilevel inverter using PWM switching function" 1-5, 2009

      21 A. Ajami, "Developed cascaded multilevel inverter topology to minimise the number of circuit devices and voltage stresses of switches" 7 (7): 459-466, 2014

      22 K. K. Gupta, "Comprehensive review of a recently proposed multilevel inverter" 7 (7): 467-479, 2014

      23 M. F. Kangarlu, "Cascaded cross-switched multilevel inverter in symmetric and asymmetric conditions" 6 (6): 1041-1050, 2013

      24 A. Ajami, "Cascade-multi-cell multilevel converter with reduced number of switches" 7 (7): 552-558, 2014

      25 R. Karasani, "A three phase hybrid cascaded modular multilevel inverter for renewable energy environment" PP (PP): 1-, 2016

      26 Y. Hinago, "A single-phase multilevel inverter using switched series/parallel DC voltage sources" 57 (57): 2643-2650, 2010

      27 E. Babaei, "A single-phase cascaded multilevel inverter based on a new basic unit with reduced number of power switches" 62 (62): 922-929, 2015

      28 P. M. Meshram, "A simplified nearest level control(NLC)voltage balancing method for modular multilevel converter(MMC)" 30 (30): 450-462, 2015

      29 E. Babaei, "A novel structure for multilevel converters" 2 : 1278-1283, 2005

      30 G. Ceglia, "A new multilevel inverter topology" 1 : 212-218, 2004

      31 J. Ebrahimi, "A new multilevel converter topology with reduced number of power electronic components" 59 (59): 655-667, 2012

      32 A. Masaoud, "A new five-level single-phase inverter employing a space vector current control" 42 (42): 1121-1130, 2014

      33 K. K. Gupta, "A multilevel voltage source inverter(VSI)to maximize the number of levels in output waveform" 44 (44): 25-36, 2013

      34 Varsha Singh, "A Single-Phase Cell-Based Asymmetrical Cascaded Multilevel Inverter" 전력전자학회 16 (16): 532-541, 2016

      더보기

      동일학술지(권/호) 다른 논문

      동일학술지 더보기

      더보기

      분석정보

      View

      상세정보조회

      0

      Usage

      원문다운로드

      0

      대출신청

      0

      복사신청

      0

      EDDS신청

      0

      동일 주제 내 활용도 TOP

      더보기

      주제

      연도별 연구동향

      연도별 활용동향

      연관논문

      연구자 네트워크맵

      공동연구자 (7)

      유사연구자 (20) 활용도상위20명

      인용정보 인용지수 설명보기

      학술지 이력

      학술지 이력
      연월일 이력구분 이력상세 등재구분
      2023 평가예정 해외DB학술지평가 신청대상 (해외등재 학술지 평가)
      2020-01-01 평가 등재학술지 유지 (해외등재 학술지 평가) KCI등재
      2014-10-08 학술지명변경 한글명 : 전력전자학회 영문논문지 -> Journal of Power Electronics KCI등재
      2010-01-01 평가 등재학술지 유지 (등재유지) KCI등재
      2007-01-01 평가 등재학술지 선정 (등재후보2차) KCI등재
      2006-01-01 평가 등재후보 1차 PASS (등재후보1차) KCI등재후보
      2004-07-01 평가 등재후보학술지 선정 (신규평가) KCI등재후보
      더보기

      학술지 인용정보

      학술지 인용정보
      기준연도 WOS-KCI 통합IF(2년) KCIF(2년) KCIF(3년)
      2016 0.83 0.54 0.74
      KCIF(4년) KCIF(5년) 중심성지수(3년) 즉시성지수
      0.65 0.62 0.382 0.06
      더보기

      이 자료와 함께 이용한 RISS 자료

      나만을 위한 추천자료

      해외이동버튼