Area-Power Trade-Offs for Flexible Filtering in Green Radios

다국어 초록 (Multilingual Abstract)

The energy efficiency of wireless infrastructure and terminals has been drawing renewed attention of late, due to their significant environmental cost. Emerging green communication paradigms such as cognitive radios, are also imposing the additional requirement of flexibility. This dual requirement of energy efficiency and flexibility poses new design challenges for implementing radio functional blocks. This paper focuses on the area vs. power trade-offs for the type of channel filters that are required in the digital frontend of a flexible, energy-efficient radio. In traditional CMOS circuits, increased area was traded for reduced dynamic power consumption. With leakage power emerging as the dominant mode of power consumption in nanoscale CMOS, these trade-offs must be revisited due to the strong correlation between area and leakage power. The current work discusses how the increased timing slacks obtained by increasing the parallelism can be exploited for overall power reduction even in nanoscale circuits. In this context the paper introduces the notion of ‘area efficiency’ and a metric for evaluating it. The proposed metric has also been used to compare the area efficiencies of different classes of time-shared filters.

참고문헌 (Reference)

1 K. A. Bowman, "physical alpha-power law MOSFET model"

2 A.Rayapura, "Wireless waste. The challenge of cell phone and battery collection"

3 J. M. Rabaey, "Wireless beyond the third generation-facing the energy challenge" 1-3, 2001

4 A. G. Dempster, "Use of minimum-adder multiplier blocks in FIR digital filters" 42 (42): 569-577, 1995

5 R.Gedge, "Symbiotic networks" 21 : 67-73, 2003

6 J.M. Rabaey, "Silicon platforms for the next generation wireless systems –What role does reconfigurable hardware play?"

7 Z. J. Mou, "Short-length FIR filters and their use in fast nonrecursive filtering" 39 : 1322-1332, 1991

8 C. Xu, "Order-configurable programmable power efficient FIR filters" 357-361, 1996

9 M. Potkonjak, "Multiple constant multiplications: efficient and versatile framework and algorithms for exploring common subexpression elimination" 15 (15): 151-165, 1996

10 M. Lundstorm, "Moore’s law forever" 299 (299): 210-211, 2003

11 A. He, "Minimizing energy consumption using cognitive radio" 372-377, 2008

12 A. P. Chandrakasan, "Low power CMOS digital design" Kluwer 1996

13 A. Parker, "Low area/power parallel FIR digital filter implementations" 17 (17): 75-92, 1997

14 M. Stutz, "Life cycle assessment of the mobile communication system UMTS: Towards eco-efficient systems" 11 (11): 265-276, 2006

15 A. F. Pele, "Leti works on green mobile networks, EE Times Europe"

16 N. S. Kim, "Leakage current: Moore’s law meets static power" 36 (36): 68-75, 2003

17 K. Roy, "Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits" 91 (91): 305-327, 2003

18 E. Kougianos, "Impact of gate-oxide tunneling on mixed-signal design and simulation of a nano-CMOS VCO" 40 (40): 95-103, 2009

19 N. Sirisantana, "High-performance low-power CMOS circuits using multiple channel length and multiple oxide thickness"

20 C. H. Wang, "High throughput and low power FIR filtering IP cores" 127-130, 2004

21 S. Armour, "Green radio: Sustainable wireless networks"

22 A. Keshavarzi, "Forward body bias for microprocessors in 130nm technology generation and beyond" 38 : 696-701, 2003

23 A. Keshavarzi, "Effectiveness of reverse body bias for leakage control in scaled dual Vt CMOS IC"

24 N. Michael, "Design of low power multimode time-shared filters"

25 B.Nikolic, "Design in the power-limited scaling regime" 55 (55): 71-83, 2008

26 S.Haykin, "Cognitive radio: Brain-empowered wireless communications" 23 : 201-220, 2005

27 J. Palicot, "Cognitive radio: An enabling technology for the green radio communications concept" 21-24, 2009

28 S. P. Mohanty, "Analytical modeling and reduction of direct tunneling current during behavioral synthesis of nanometer CMOS circuits"

29 H. Jeon, "A novel technique to minimize standby leakage power in nanoscale CMOS VLSI" 1372-1375, 2009

30 M. Drazdziulis, "A gate leakage reduction strategy for future CMOS circuits" 317-320, 2003

31 M. Miyazaki, "A 175mV multiplyaccumulate unit using an adaptive supply voltage and body bias architecture"