A 5-20 GHz 5-Bit True Time Delay Circuit in 0.18 mm CMOS Technology

다국어 초록 (Multilingual Abstract)

This paper presents a 5-bit true time delaycircuit using a standard 0.18 μm CMOS process forthe broadband phased array antenna without thebeam squint. The maximum time delay of ~106 pswith the delay step of ~3.3 ps is achieved at 5-20 GHz.
The RMS group delay and amplitude errors are < 1ps and <2 dB, respectively. The measured insertionloss is <27 dB and the input and output return lossesare <12 dB at 5-15 GHz. The current consumption isnearly zero with 1.8 V supply. The chip size is 1.04 ×0.85 mm2 including pads.

참고문헌 (Reference)

1 N. S. Barker, "Distributed MEMS True-Time Delay Phase Shifters and Wide- Band Switches" 46 (46): 1881-1890, 1998

2 K. J. Koh, "An X- and Ku-Band 8- Element Phased Array Receiver in 0.18 μm SiGe BiCMOS Technology" 43 (43): 1360-1371, 2008

3 Y. Chen, "A fully packaged true time delay module for a K-band phased array antenna system demonstration" 14 (14): 1175-1177, 1996

4 T. Chu, "A Integrated Ultra-Wideband Timed Array Receiver in 0.13 μm CMOS Using a Path-Sharing True Time Delay Architecture" 42 (42): 2834-2850, 2007

5 Hashemi, "A 24-GHz SiGe phased-array receiver-LO phaseshifting approach" 53 (53): 614-626, 2005

6 D. W. Kang, "A 2-10 GHz Digital CMOS Phase Shifter for Ultra-Wideband Phased Array System" 395-398, 2007

7 A. Ouacha, "638 mm Relative Delay 9-Bits MMIC TTD for Active Phased Array SAR/MTI" 309-312, 2004