Integrated Circuit Design Based on Carbon Nanotube Field Effect Transistor

다국어 초록 (Multilingual Abstract)

As complementary metal-oxide semiconductor (CMOS) continues to scale down deeper into the nanoscale, various device non-idealities cause the I-V characteristics to be substantially different from well-tempered metal-oxide semiconductor field-effect transistors (MOSFETs). The last few years witnessed a dramatic increase in nanotechnology research, especially the nanoelectronics. These technologies vary in their maturity. Carbon nanotubes (CNTs) are at the forefront of these new materials because of the unique mechanical and electronic properties. CNTFET is the most promising technology to extend or complement traditional silicon technology due to three reasons: first, the operation principle and the device structure are similar to CMOS devices and it is possible to reuse the established CMOS design infrastructure. Second, it is also possible to reuse CMOS fabrication process. And the most important reason is that CNTFET has the best experimentally demonstrated device current carrying ability to date. This paper discusses and reviewsthe feasibility of the CNTFET's application at this point of time in integrated circuits design by investigating different types of circuit blocks considering the advantages that the CNTFETs offer.

참고문헌 (Reference)

1 R. C. Baumann, 1 (1): 2001

2 B. C. Paul, 54 (54): 2007

3 M. Horowitz, 9-, 2005

4 K. Roy, 91 (91): 2003

5 S. Lin, 9 (9): 2010

6 E. Grossar, 41 (41): 2006

7 E. Seevinck, 22 (22): 1987

8 G. Cho, 11 (11): 201

9 C. Geunho, 289-, 2010

10 A. Rahman, 50 (50): 2003

11 A. Akturk, 6 (6): 2007

12 H. Hashempour, 25 (25): 2008

13 Y. M. Lin, 4 (4): 2005

14 J. Deng, 54 (54): 2007

15 K. K. Kim, 17 (17): 2009

16 A. Raychowdhury, 4 (4): 2005

17 S. Lin, 435-, 2009

18 F. Ricci, L, 16-18, 2005

19 K. K. Kim, 27-30, 2007

20 M. Mukaidono, 35 (35): 1986

21 T. Araki, 27-29, 1998

22 A. Heung, 20 (20): 1984

23 D. A. Rich, 35 (35): 1986

24 Y. Yasuda, 21 (21): 1986

25 S. Lin, 10 (10): 2011

26 J. Appenzeller, 96 (96): 2008

27 J. Deng, 54 (54): 2007

28 A. Bachtold, 294 (294): 2001

29 S. Lin, 168-, 2008

30 Y. Li, 105 (105): 2001

31 Y. Ohno, 84 (84): 2004

32 J. Guo, "eprint arXiv:cond-mat/0309039"

33 Stanford University Nanoelectronics Group, "Stanford University CNFET Model"

34 A. P. Dhande, "Sciences of Electronic, Technologies of Information and Telecommunicati" 2005

35 P. C. Balla, "IEEE J Solid-State Circuits SC-19, 739 (1984)" 19 (19): 1984

36 A. P. Chandrakasan, "F. Fox, Design of High- Performance Microprocessor Circuits" IEEE Press 290-296, 2001

37 T. P. Haraszti, "CMOS Memory Circuits" Kluwer Academic Publishers 2000

38 Nanoscale Integration and Modeling (NIMO) Group, "Berkeley Predictive Technology Model"