연산복잡도 감소를 위한 새로운 8-병렬 MDC FFT 프로세서

참고문헌 (Reference)

1 M. Garrido, "Pipelined radix-2k feedforward FFT architectures" 21 (21): 23-32, 2013

2 M. Ayinala, "Parallel Pipelined FFT Architectures with Reduced Number of Delays" 63-66, 2012

3 K. Yang, "MDC FFT/IFFT processor with variable length for MIMO-OFDM systems" 21 (21): 720-731, 2013

4 "IEEE P802.11-T, ask Group AD"

5 C. T. Lin, "Cost-effective triple-mode reconfigurable pipeline FFT/IFFT/2-D DCT processor" 16 (16): 1058-1071, 2008

6 S. J. Huang, "A high-throughput radix-16 FFT processor with parallel and normal input/output ordering for IEEE 802. 15. 3c systems" 59 (59): 1752-1765, 2012

7 T. Cho, "A High-Speed Low-Complexity Modified Radix-2 FFT Processor for High Rate WPAN Applications" 21 : 187-191, 2012

8 T. Ahmed, "A 512-point 8-parallel pipelined feedforward FFT for WPAN" 981-984, 2011

9 Fang-Li Yuan, "A 256-Point dataflow scheduling 2×2 MIMO FFT FFT/IFFT processor for ieee 802. 16 WMAN" 309-312, 2008

10 Y. Chen, "A 2.4-Gsample/s DVFS FFT processor for MIMO OFDM communication systems" 43 (43): 1260-1273, 2008