플래시 메모리에서 비트 배열과 비트 설정 임계값을 이용한 마모도 평준화 기법

다국어 초록 (Multilingual Abstract)

Flash memory has advantages in that it is fast access speed, low-power, and low-price. Therefore, they are widely used in electronics industry sectors. However, the flash memory has weak points, which are the limited number of erase operations and non-in-place update problem. To overcome the limited number of erase operations, many wear leveling techniques are studied. They use many tables storing information such as erase count of blocks, hot and cold block indicators, reference count of pages, and so on. These tables occupy some space of main memory for the wear leveling techniques. Accordingly, they are not appropriate for low-power devices limited main memory. In order to resolve it, a wear leveling technique using bit array and Bit Set Threshold (BST) for flash memory. The proposing technique reduces the used space of main memory using a bit array table, which saves the history of block erase operations. To enhance accuracy of cold block information, we use BST, which is calculated by using the number of invalid pages of the blocks in a one-to-many mode, where one bit is related to many blocks. The performance results illustrate that the proposed wear leveling technique improve life time of flash memory to about 6%, compared with previous wear leveling techniques using a bit array table in our experiment.

참고문헌 (Reference)

1 Murugan, Muthukumar, "Rejuvenator: A static wear leveling algorithm for NAND flash memory with minimized overhead" 1-12, 2011

2 Chang, Li-Pin, "On efficient wear leveling for large-scale flash-memory storage systems" 1126-1130, 2007

3 Wang, Chundong, "Observational wear leveling: an efficient algorithm for flash memory management" 235-242, 2012

4 Yang, Ming-Chang, "New ERA: new efficient reliability-aware wear leveling for endurance enhancement of flash storage devices" 2013

5 Jung-Hoon Lee, "Index block mapping for flash memory system" 25 (25): 23-30, 2010

6 Chang, Yuan-Hao, "Improving flash wear-leveling by proactively moving static data" 59 (59): 53-65, 2010

7 Lee, Sungjin, "Improving Performance and Capacity of Flash Storage Devices by Exploiting Heterogeneity of MLC Flash Memory" 63 (63): 2445-2458, 2014

8 Yang, Ming-Chang, "Garbage Collection and Wear Leveling for Flash Memory: Past and Future" 66-73, 2014

9 Seon Hwan Kim, "Garbage Collection Method using Proxy Block considering Index Data Structure based on Flash Memory" 20 (20): 1-11, 2015

10 Kwon, Ohhoon, "FeGC: An efficient garbage collection scheme for flash memory based storage systems" 84 (84): 1507-1523, 2011

11 Kwon, Se Jin, "FTL algorithms for NAND-type flash memories" 15 (15): 191-224, 2011

12 Chung, Tae-Sun, "A survey of flash translation layer" 55 (55): 332-343, 2009

13 Ma, Dongzhe, "A survey of address translation technologies for flash memories" 46 (46): 1-39, 2014

14 Chang, Li-Pin, "A low-cost wear-leveling algorithm for block-mapping solid-state disks" 46 (46): 31-40, 2011