구리 CMP 공정변수 최적화를 위한 실험계획법(DOE) 연구 = A Study on DOE Method to Optimize the Process Parameters for Cu CMP

다국어 초록 (Multilingual Abstract)

Chemical mechanical polishing (CMP) has been widely accepted for the global planarization of multi-layer structures in semiconductor manufacturing. Copper has been the candidate metallization material for ultra-large scale integrated circuits (ULSIs), owing to its excellent electro-migration resistance and low electrical resistance. However, it still has various problems in copper CMP process. Thus, it is important to understand the effect of the process variables such as turntable speed, head speed, down force and back pressure are very important parameters that must be carefully formulated in order to achieve desired the removal rates and non-uniformity. Using a design of experiment (DOE) approach, this study was performed investigating the main effect of the variables and the interaction between the various parameters during CMP. A better understanding of the interaction behavior between the various parameters and the effect on removal rate, non-uniformity and ETC (edge to center) is achieved by using the statistical analysis techniques. In the experimental tests, the optimum parameters which were derived from the statistical analysis could be found for higher removal rate and lower non-uniformity through the above DOE results.

참고문헌 (Reference)

1 "선형 질화막 공정의 최적화에 대한 연구" 14 (14): 779-, 2001.

2 "반경험적인 실험설계 기법을 이용한 CMP 공정 변수의 최적화" 15 (15): 939-, 2002.

3 "공정을 이용한 Mutilevel Metal 구조의 광역 평탄화에 관한 연구" 11 (11): 1084-, 1998.

4 "공정을 이용한 Mutilevel Metal 구조의 광역 평탄화에 관한 연구" 11 (11): 1084-, 1998.

5 "Metallization Theory and Practice for VLSI and ULSI" Butterworth Heinimann 100-, 1993.

6 "Handbook of Multilevel Metalli- zation for Integrated Circuits" (yes publi- cations) : 158-, 1993.

7 "Design of experimental optimization for ULSI CMP process application" 66 (66): 488-, 2003.

8 "Components of Within-wafer Non-uni- formity in a Dielectric CMP Process" 169-, 1997.

9 "Chemical Mechanical Planari- zation of Microelectronic Materials" Inc. 49-, 1997.

10 "CMP공정에 기인하는 소자특성의 열화를 방지하기 위한 PMD 구조에 대한 연구" 12 (12): 111-, 1999.

11 "Application of selective epitaxial silicon and chemi-mechanical polishing to bipolar transistor" 41 (41): 2343-, 1994.