A 3 ~ 5 GHz CMOS UWB Radar Chip for Surveillance and Biometric Applications

다국어 초록 (Multilingual Abstract)

A 3-5 GHz UWB radar chip in 0.13 ㎛ CMOS process is presented in this paper. The UWB radar transceiver for surveillance and biometric applications adopts the equivalent time sampling architecture and 4-channel time interleaved samplers to relax the impractical sampling frequency and enhance the overall scanning time. The RF front end (RFFE) includes the wideband LNA and 4-way RF power splitter, and the analog signal processing part consists of the high speed track & hold (T&H) / sample & hold (S&H) and integrator. The interleaved timing clocks are generated using a delay locked loop. The UWB transmitter employs the digitally synthesized topology. The measured NF of RFFE is 9.5 dB in 3-5 GHz. And DLL timing resolution is 50 ps. The measured spectrum of UWB transmitter shows the center frequency within 3-5 GHz satisfying the FCC spectrum mask. The power consumption of receiver and transmitter are 106.5 mW and 57 mW at 1.5 V supply, respectively.

목차 (Table of Contents)

• Abstract
• Ⅰ. INTRODUCTION
• Ⅱ. UWB RADAR ARCHITECTURE
• Ⅲ. CIRCUIT DESIGN
• Ⅳ. MEASURED RESULTS
• Ⅴ. CONCLUSIONS
• ACKNOWLEDGEMENTS
• REFERENCES

참고문헌 (Reference)

1 J. Borremans, "Low-area active-feedback lownoise amplifier design in scaled digital CMOS" 43 (43): 2422-2432, 2008

2 S.M. Louwsma, "A Time-Interleaved Track & hold in 0.13 μm CMOS sub-sampling a 4 GHz signal with 43 dB SNDR" 329-332, 2007

3 J. Choi, "A Low Noise and Low Power RF Front-End for 5.8-GHz DSRC Receiver in 0.13 μm CMOS" 11 (11): 2011

4 M. Okushima, "A DC-to-22 GHz 8.4mW compact dual-feedback wideband LNA in 90 nm digital CMOS" 295-298, 2009

5 D. Zito, "A 90 nm CMOS SoC UWB pulse radar for respiratory rate monitoring" 40-41, 2011

6 H. Xie, "A 52- mW 3.1-10.6-GHz Fully Integrated Correlator for IR-UWB Transceivers in 0.18 μm CMOS" 57 (57): 1546-1554, 2010

7 T. Sato, "4-Gb/s track and hold circuit using parasitic capacitance canceller" 347-350, 2004