A Study on SRAM Designs to Exploit the TEI-aware Ultra-low Power Techniques

다국어 초록 (Multilingual Abstract)

Recently, temperature effect inversion aware ultra low power (TEI-ULP) techniques have been actively proposed to realize lower power above the existing ULP system-on-chips (SoCs) by utilizing the TEI phenomenon. Although these TEI-ULP techniques have been proven to have a significant power saving effect by applying them to logic parts in the actually fabricated SoC, SRAM has unfortunately been excluded from the benefits. This is because there has been no research on whether the TEI phenomenon occurs in ultra low voltage operating SRAM (ULV-SRAM) and, if so, whether the effect appears when TEI-ULP techniques are applied. In this paper, it is revealed for the first time that the TEI phenomenon occurs in the existing ULV-SRAM. In addition, this paper considers the stability problem of SRAM, which makes it difficult to apply the existing TEI-ULP techniques to ULV-SRAM, and proposes TEI-VSUS, a state-of-the-art TEI-ULP techniques to address this problem. Subsequently, this paper verifies the proposed TEI-VSUS in ULV-SRAM through intensive simulations, and the power saving rate for three representative ULV-SRAM models with different operations are acquired. Furthermore, an method to increase the power saving effect of TEIVSUS is proposed by relaxing the restrictions on stability so that the proposed technique can be used in a wider environment. The efficacy of the proposed method is also validated through simulations based on the ULV-SRAM models with the 28 nm FD-SOI process technology.

참고문헌 (Reference)

1 Magno, M, "WULoRa: an energy efficient IoT endnode for energy harvesting and heterogeneous communication" 1528-1533, 2017

2 Kim, D, "Variation-aware static and dynamic writability analysis for voltage-scaled bitinterleaved 8-T SRAMs" 145-150, 2011

3 Alioto, M, "Ultra-low power VLSI circuit design demystified and explained: A tutorial" 59 : 3-29, 2012

4 Hamdioui, S, "Testing multi-port memories: Theory and practice" 2001

5 Han, K, "TIP : A Temperature Effect Inversion-Aware UltraLow Power System-on-Chip Platform" 1-6, 2019

6 Lee, W, "TEI-power: Temperature effect inversion-aware dynamic thermal management" 22 : 2017

7 "TEI-ULP: Exploiting Body Biasing to Improve the TEI-Aware Ultralow Power Methods" 38 : 1758-1770, 2019

8 Cai, E, "TEI-Turbo: Temperature effect inversion-aware turbo boost for finfet-based multi-core systems" 500-507, 2015

9 Han, K, "TEI-NoC: Optimizing ultralow power NoCs exploiting the temperature effect inversion" 37 : 458-471, 2018

10 Seevinck, E, "Static-noise margin analysis of MOS SRAM cells" 22 : 748-754, 1987

11 STMicroelectronics, "STM32L151C6: ultra-lowpower ARM Cortex-M3 MCU with 32 Kbytes flash, 32 MHz CPU, USB"

12 F. Frustaci, "SRAM for ErrorTolerant Applications With Dynamic EnergyQuality Management in 28 nm CMOS" 50 (50): 1310-1323, 2015

13 S. Baeg, "SRAM Interleaving Distance Selection With a Soft Error Failure Model" 56 (56): 2111-2118, 2009

14 Gautschi, M, "Near-threshold RISCV core with DSP extensions for scalable IoT endpoint devices" 25 : 2700-2713, 2017

15 Maxim integrated, "MAX32626: ultra-low power, high-performance ARM Cortex-M4 with FPUbased microcontroller for wearables"

16 NXP, "K32W0x MCUs for wireless IoT applications"

17 Ciccia, S, "Energy Efficiency in IoT Networks: Integration of Reconfigurable Antennas in Ultra Low-Power Radio Platforms Based on System-on-Chip" 6 : 6800-6810, 2019

18 Lee, W, "Dynamic thermal management for FinFETbased circuits exploiting the temperature effect inversion phenomenon" 105-110, 2015

19 Han, K, "Developing TEI-Aware Ultralow-Power SoC Platforms for IoT End Nodes" 1 (1): 4642-4656, 2021

20 Maiz, J, "Characterization of Multi-bit Soft Error events in advanced SRAMs" 519-522, 2003

21 Qazi, M, "Challenges and directions for low-voltage SRAM" 28 : 32-43, 2011

22 C. W. Slayman, "Cache and memory error detection, correction, and reduction techniques for terrestrial servers and workstations" 5 (5): 397-404, 2005

23 Samsung, "Bio-Processor"

24 Fayyazi, A, "An ultra low-power memristive neuromorphic circuit for internet of things smart sensors" 5 : 1011-1022, 2018

25 Conti, F, "An IoT endpoint system-on-chip for secure and energy-efficient near-sensor analytics" 64 : 2481-2494, 2017

26 Park, J, "Aggressive voltage and temperature control for power saving in mobile application processors" 17 : 1233-1246, 2017

27 Islam, A, "A technique to mitigate impact of process, voltage and temperature variations on design metrics of SRAM Cell" 52 : 405-411, 2012

28 Karnik, T, "A cm-scale self-powered intelligent and secure IoT edge mote featuring an ultra-low-power SoC in 14nm tri-gate CMOS" 46-48, 2018

29 Zhai, B, "A Variation-Tolerant Sub-200 mV 6-T Subthreshold SRAM" 43 : 2338-2348, 2008

30 Pu, Y, "A 9-mm2 ultra-low-power highly integrated 28-nm CMOS SoC for internet of things" 53 : 936-948, 2018

31 Rossi, D, "A 60 GOPS/W,-1.8V to 0.9V body bias ULP cluster in 28 nm UTBB FD-SOI technology" 117 : 170-184, 2016

32 Chang, I.J, "A 32 kb 10T sub-threshold sram array with bit-interleaving and differential read scheme in 90 nm CMOS" 44 : 650-658, 2009

33 Verma, N, "A 256 kb 65 nm 8T Subthreshold SRAM Employing Sense-Amplifier Redundancy" 43 : 141-149, 2008

34 Sarfraz, K, "A 140-mV VariationTolerant Deep Sub-Threshold SRAM in 65-nm CMOS" 52 : 2215-2220, 2017

35 Chien, Y.C, "A 0.2 v 32-Kb 10T SRAM with 41 nW Standby Power for IoT Applications" 8 (8): 2443-2454, 2018

36 Kim, T, "A 0.2 V, 480kb Subthreshold SRAM With 1 k Cells Per Bitline for Ultra-Low-Voltage Computing" 43 : 518-529, 2008

37 Chiu, Y.W, "40 Nm BitInterleaving 12T Subthreshold Sram With DataAware Write-Assist" 61 : 2578-2585, 2014

38 Rossi, D, "193MOPS/mW @ 162 MOPS, 0.32V to 1.15V voltage range multi-core accelerator for energy efficient parallel and sequential digital processing" 2016