Highly Scalable NAND Flash Memory Cell Design Embracing Backside Charge Storage

다국어 초록 (Multilingual Abstract)

For highly scalable NAND flash memory applications, a compact (4F2/cell) nonvolatile memory architecture is proposed and investigated via threedimensional device simulations. The back-channel program/erase is conducted independently from the front-channel read operation as information is stored in the form of charge at the backside of the channel, and hence, read disturbance is avoided. The memory cell structure is essentially equivalent to that of the fully-depleted transistor, which allows a high cell read current and a steep subthreshold slope, to enable lower voltage operation in comparison with conventional NAND flash devices. To minimize memory cell disturbance during programming, a charge depletion method using appropriate biasing of a buried back-gate line that runs parallel to the bit line is introduced. This design is a new candidate for scaling NAND flash memory to sub-20 nm lateral dimensions.

목차 (Table of Contents)

• Abstract
• Ⅰ. INTRODUCTION
• Ⅱ. DEVICE STRUCTURE
• Ⅲ. CELL OPERATION
• Ⅳ. CHARGE DEPLETION METHOD
• Ⅴ. CONCLUSION
• REFERENCES

참고문헌 (Reference)

1 J. Jang, "Vertical cell array using TCAT technology for ultra-high density NAND flash memory" 192-193, 2009

2 P. C. Y. Chen, "Threshold-alterable Si-gate MOS devices" 24 (24): 584-586, 1977

3 H. A. R. Wegner, "The variable threshold transistor, a new electricallyalterable, non-destructive read-only storage device" 13 : 70-, 1967

4 J.-P. Colinge, "Silicon-on-Insulator Technology: Materials to VLSI" Kluwer Academic Publishers 1997

5 M. White, "On the Go with SONOS" 16 (16): 22-31, 2000

6 C. H. Lee, "Highly scalable NAND flash memory with robust immunity to program disturbance using symmetric inversion-type source and drain structure" 118-119, 2008

7 W. Kwon, "Compact NAND flash memory cell design utilizing backside charge storage" 2010

8 H. Tanaka, "Bit cost scalable technology with punch and plug process for ultra high density flash memory" 14-15, 2007

9 H. Silva, "A nanoscale memory and transistor using backside trapping" 3 (3): 264-269, 2004

10 "2012 iSuppli annual report" 2012