데이터 페어링을 이용한 SDRAM의 전력 소모를 줄이는 DTMB 디인터리버 구조 = A DTMB Deinterleaver Structure to Reduce SDRAM Power Consumption with Data Pairing

다국어 초록 (Multilingual Abstract)

This paper presents a DTMB deinterleaver structure to reduce SDRAM power consumption. DTMB, the Chinese digital TV standard, has a deinterleaver that consists of many long delay buffers. SDRAM is used for this deinterleaver. The proposed structure pairs data and transfer a pair with an SDRAM transfer. With the reduction of the SDRAM operation number, the proposed structure can save the SDRAM power consumption by around 35%.

참고문헌 (Reference)

1 Z. Yang, "Technical review for Chinese future DTTB system" 1-6, 2010

2 Micron Technology, Inc, "SDRAM system-power calculator"

3 J. L. Ramsey, "Realization of optimum interleavers" 338-345, 1970

4 M. Liu, "Analysis and performance comparison of DVB-T and DTMB systems for terrestrial digital TV" 1399-1404, 2008

5 H. Yang, "An FPGA prototype of a forward error (FEC) decoder for ATSC digital TV" 387-395, 1999

6 Y.-N. Chang, "A multibank memory-based VLSI architecture of DVB symbol deinterleaver" 840-843, 2010

7 Y. Zhong, "A VLSI implementation of a FEC decoding system for DTMB(GB20600-2006) standard" 926-929, 2007

8 M. Rim, "A VLSI architecture for convolutional deinterleavers" 130-131, 1996