Fabrication of Sputtered Gated Silicon Field Emitter Arrays with Low Gate Leakage Currents by Using Si Dry Etch

다국어 초록 (Multilingual Abstract)

A volcano shaped gated Si-FEA (silicon field emitter array) was simply fabricated using sputtering as a gate electrode deposition and lift-off for the removal of the oxide mask, respectively. Due to the limited step coverage of wellcontrolled sputtering and the high aspect ratio in Si dry etch caused by high RF power, it was possible to obtain Si FEAs with a stable volcano shaped gate structure and to realize the restriction of gate leakage current in field emission characteristics. For 100 tip arrays and 625 tip arrays, gate leakage currents were restricted to less than 1% of the anode current in spite of the volcano-shaped gate structure. It was also possible to keep the emitters stable without any failure between the Si cathode and gate electrode in field emission for a long time.

참고문헌 (Reference)

1 T. H. P. Chang, 38 : 2284-, 1991

2 K. X. Liu, 21 : 464-, 2003

3 K. Uemura, 35 : 6629-, 1996

4 H. S. Uh, the Seoul National University 1998

5 C. A. Spindt, 38 : 2355-, 1991

6 G. N. A. van Veen, 13 : 478-, 1995

7 Y. Yamada, 35 : 6626-, 1996

8 C. A. Spindt, 47 : 5248-, 1976

9 S.-H. Yang, 51 : 6-, 1997

10 S. S. Choi, 17 : 4583-, 1999

11 J. E. Pogemiller, 12 : 680-, 1994

12 W. Mehr, 30 : 395-, 1996

13 C. G. Lee, 15 : 464-, 1997

14 H. Y. Ahn, the Seoul National University 1996

15 S. Wolf, "Silicon processing for the VLSI Era Volume 1-Process Technology" Lattice Press 1986

16 J. Liu, "IEDM92"