This paper proposes the optimized hardware design of realtime divider using the non-restoring division algorithm. We also compare the non-restoring divison algorithm with the restoring division algorithm accroing to the pipeline stage. The proposed no...
This paper proposes the optimized hardware design of realtime divider using the non-restoring division algorithm. We also compare the non-restoring divison algorithm with the restoring division algorithm accroing to the pipeline stage. The proposed non-restoring divider reduced 25% in the hardware complexity, compared with the restoring algorithm. This propsoed divider is designed by using the VHDL and synthesized into gates by using the Synopsys synthesizer with the Samsung 0.35um STD90 library.