CSL-NOR형 SONOS 플래시 메모리의 멀티비트 적용에 관한 연구 = Investigation for Multi-bit per Cell on the CSL-NOR Type SONOS Flash Memories

다국어 초록 (Multilingual Abstract)

NOR type flash 32 ${\times}$ 32 way are fabricated by using the typical 0.35 ${\mu}{\textrm}{m}$ CMOS process. The structure of array is the NOR type with common source line. In this paper, optimized program and erase voltage conditions are presented to realize multi-bit per cell at the CSL-NOR array. These are considered selectivity of selected bit and disturbances of unselected bits. Retention characteristics of locally trapped-charges in the nitride layer are investigated. The lateral diffusion and vertical detrapping to the tunneling oxide of locally trapped charges as a function of retention time are investigated by using the charge pumping method. The results are directly shown by change of the trapped-charges quantities.

참고문헌 (Reference)

1 "a novel localized trapping, 2-bit nonvolatile memory cell" 21 : 543-, 2000.

2 "The variable threshold transistor, a new elec- trically alterable, non-destructive read-only storage device" A. J. Lincoln 70-, 1967.

3 "The International Technology Roadmap for Semiconductor" ITRS 2001.

4 "Space charge distribution limitation on scale down of MNOS memory devices" 374-, 1979.

5 "SONOS구조를 갖는 멀티비트 소자의 프로그램 특성" 16 (16): 771-, 2003.

6 "Direct la- teral profile of hot-carrier-induced oxide charge and interface traps in thin gate MOSFET's" 45 (45): 512-, 1998.

7 "Direct la- teral profile of hot-carrier-induced oxide charge and interface traps in thin gate MOSFET's" 45 (45): 512-, 1998.

8 "An investigation of locally trapped charge distribution using the charging pumping method in the two-bit SONOS cell" 5 (5): 148-, 2004.

9 "A silicon nanocrystals based memory" 1377-, 1996.