Though-silicon-via를 사용한 3차원 적층 반도체 패키징에서의 열응력에 관한 연구 = Thermo-Mechanical Analysis of Though-silicon-via in 3D Packaging

다국어 초록 (Multilingual Abstract)

Finite-element analyses were conducted to investigate the thermal stress in 3-dimensional stacked wafers package containing through-silicon-via (TSV), which is being widely used for 3-Dimensional integration. With finite element method (FEM), thermal stress was analyzed with the variation of TSV diameter, bonding diameter, pitch and TSV height. It was revealed that the maximum von Mises stresses occurred at the edge of top interface between Cu TSV and Si and the Si to Si bonding site. As TSV diameter increased, the von Mises stress at the edge of TSV increased. As bonding diameter increased, the von Mises stress at Si to Si bonding site increased. As pitch increased, the von Mises stress at Si to Si bonding site increased. The TSV height did not affect the von Mises stress. Therefore, it is expected that smaller Cu TSV diameter and pitch will ensure mechanical reliability because of the smaller chance of plastic deformation and crack initiation.

참고문헌 (Reference)

1 Jing Zhang, "Thermal stresses in 3D IC interwafer interconnects" 82 : 534-, 2005

2 R.R. Reeber, "Thermal expansion and lattice parameters of group IV semiconductors" 46 : 259-, 1996

3 Liu Chen, "The Effects of Underfill and Its Material Models on Thermomechanical Behaviors of a Flip Chip Package" 24 (24): 17-, 2001

4 윤민승, "TSV (Through Silicon Via) 기술 동향" 한국마이크로전자및패키징학회 16 (16): 1-6, 2009

5 E.A. Brandes, "Smithells Metals Reference Book, 7th edition" Buttterworth-Heinemann 1999

6 C. J. Smithells, "Metals Reference Book" Butterworths 686-708, 1967

7 K.H. Hellwege, "Landolt-Bornstein: Numerical Data and Functional Relationships in Science and Technology, Group III: Vol. 1" Springer-Verlag 1966

8 J.O. Seong, "High Density, Aspect Ratio Through-wafer Electrical Interconnect Vias for Low Cost, Generic Modular MEMS Packaging" 8 : 2002

9 N. Koyanagi, "Future System-on-Silicon LSI Chips" 18 : 17-, 1998

10 M.B. Bever, "Encyclopedia of Materials Science and Engineering" Pergamon Press 1986

11 K. W. Guarini, "Electrical Integrity of State-of-the-art 0.13 μm SOI CMOS Devices and Circuits Transferred for Three-dimensional (3D) Integrated Circuit (IC) Fabrication" 943 : 2002

12 M. Karnezos, "3D Packaging: Where All Technologies Come Together" 64-, 2004

13 서상운, "3D Interconnection을 위한 실리콘 관통 전극 내부의 절연막 증착 공정과 그 막의 특성에 관한 연구" 한국마이크로전자및패키징학회 15 (15): 47-52, 2008