RISS 검색 - 국내학술지논문 상세보기

다국어 초록 (Multilingual Abstract)

This study proposes a performance model of a shared bus multi-processor system and analyzes the effect of input/output types on system performance and overload of shared resources. This system performance model reflects the memory reference time in relation to the effect of input/output types on shared resources and the input/output processing time in relation to the input/output processor, disk buffer, and device standby places. In addition, it demonstrates the contribution of input/output types to system performance for comprehensive analysis of system performance. As the concept of workload in the probability theory and the presented model are utilized, the result of operating and analyzing the model in various conditions of processor capability, cache miss ratio, page fault ratio, disk buffer hit ratio (input/output processor and controller), memory access time, and input/output block size. A simulation is conducted to verify the analysis result.

번역하기

참고문헌 (Reference)

1 장범환, "트래픽 세션의 포트 역할을 이용한 네트워크 공격 시각화" (사)디지털산업정보학회 11 (11): 47-60, 2015

2 Wen-Tsuen Chen, "Performance Analysis of Multiple Bus Interconnection Networks with Hierarchical Requesting Model" 50 (50): 834-842,

3 Janaki Akella, "Modeling and Measurement of the Impact of Input and Output on System Performance" 390-399, 2005

4 양환석, "Mobile Ad-hoc Network에서 영역기반 보안 멀티캐스트 기법 연구" (사)디지털산업정보학회 12 (12): 75-85, 2016

5 Men-Chow Chiang, "Experience with Mean Value Analysis Models for Evaluating Shared Bus, Throughput-Oriented Multiprocessors" 19 : 90-102, 2003

6 Men-Chow Chiang, "Evaluating Design Choices for Shared Bus Multiprocessors in a Throughput-Oriented Environment" 51 (51): 297-317,

7 Qing Yang, "Analysis of Packet-Switched Multiple-Bus Multiproessor Systems" 50 : 352-357, 2001

8 J. L. Grino, "Analysis and Simulation of Multiplexed Single-Bus Networks with and without Buffering" 414-421, 1995

9 Per Stenstrom, "A Survey of Cache Coherence Schemes for Multiprocessors" 12-24, 2000