주파수변동전환회로를 가진 이산시간 루프 필터 위상고정루프 = A Discrete-Time Loop Filter Phase-locked loop with a Frequency Fluctuation Converting Circuit

다국어 초록 (Multilingual Abstract)

In this paper, a discrete-time loop filter(DLF) phase-locked loop with a Frequency Fluctuation Converting Circuit(FFCC) has been proposed. Discrete-time loop filter can improve spur characteristic by connecting the charge pump and voltage oscillator discretely unlike a conventional continuous-time loop filter. The proposed PLL is designed to operate stably by the internal negative feedback loop including the SSC acting as a negative feedback to the discrete-time loop filter of the external negative feedback loop. In addition, the phase noise is further improved by reducing the magnitude of the loop filter output voltage variation through the FFCC. Therefore, the magnitude of jitter has been reduced by 1/3 compared to the conventional structure. The proposed phase locked loop has been simulated with Hspice using the 1.8V 180nm CMOS process.

국문 초록 (Abstract)

본 논문에서 주파수변동전환회로(FFCC : Frequency Fluctuation Converting Circuit)를 가진 이산시간 루프 필터(DLF) 위상고정루프(Phase Locked Loop: PLL)를 제안하였다. 이산시간 루프 필터는 기존의 연속 시간 루프 필터와 달리 전하펌프와 전압발진기가 이산적으로 연결하여 스퍼 특성을 개선할 수 있다. 제안된 위상고정루프의 주파수변동전환회로가 포함된 내부 부궤환 루프는 이산 시간 루프 필터의 외부 부궤환 루프를 안정하게 동작하도록 해준다. 부궤환 루프 역할을 하는 주파수변동전환회로를 통해 루프 필터 출력 전압 변위 크기를 줄여 잡음특성을 더욱 개선하였다. 그리하여 기존 구조보다 지터 크기를 1/3으로 줄였다. 제안된 위상고정루프는 1.8V 180nm CMOS 공정을 이용하여 Hspice로 시뮬레이션하였다.

참고문헌 (Reference)

1 J. Wilson, "Parameter Derivation of Type-2 Discrete-Time Phase-Locked Loops Containing Feedback Delays" 56 (56): 886-890, 2009

2 H. Sun, "A power efficient PLL with in-loop-bandwidth spread-spectrum modulation scheme using a charge-based discrete-time loop filter" 2755-2758, 2016

3 B. Zhang, "A fast switching PLL frequency synthesizer with an on-chip passive discrete-time loop filter in 0. 25-μm CMOS" 38 (38): 855-865, 2003

4 K. J. Wang, "A Discrete-Time Model for the Design of Type-II PLLs With Passive Sampled Loop Filters" 58 (58): 264-275, 2011

5 S. Yang, "A 600-μm² Ring-VCO-Based Hybrid PLL Using a 30-μW Charge-Sharing Integrator in 28-nm CMOS" 68 (68): 3108-3112, 2021

6 M. Mercandelli, "A 12. 5-GHz Fractional-N Type-I Sampling PLL Achieving 58-fs Integrated Jitter" 57 (57): 505-517, 2022

7 Z. Zhang, "A 0. 25-0. 4V, Sub-0. 11mW/GHz, 0. 15-1. 6GHz PLL Using an Offset Dual-Path Loop Architecture with Dynamic Charge Pumps" C158-C159, 2019