An efficient technique of path delay fault simulation for combinational circuits is described. An algorithm for backtrace procedure which can be implemented for parallel path delay faults simulation is proposed. Based on the new algorithm, by removing...
An efficient technique of path delay fault simulation for combinational circuits is described. An algorithm for backtrace procedure which can be implemented for parallel path delay faults simulation is proposed. Based on the new algorithm, by removing redundant evaluations and unnecessary tracing of path analysis the simulation time is reduced.