RISS 학술연구정보서비스

검색
다국어 입력

http://chineseinput.net/에서 pinyin(병음)방식으로 중국어를 변환할 수 있습니다.

변환된 중국어를 복사하여 사용하시면 됩니다.

예시)
  • 中文 을 입력하시려면 zhongwen을 입력하시고 space를누르시면됩니다.
  • 北京 을 입력하시려면 beijing을 입력하시고 space를 누르시면 됩니다.
닫기
    인기검색어 순위 펼치기

    RISS 인기검색어

      KCI등재

      An Effective ESICD Verification Strategy: A case study of Military Satellite Communications System II

      한글로보기
      • 내보내기
      • 내책장담기
      • 공유하기
      • 오류접수

      부가정보

      다국어 초록 (Multilingual Abstract) kakao i 다국어 번역

      ESICD(Electrical Signal Interface Control Document) refers to a document that describes protocols and data for communication between components consist of a system. Each component developer gathers at a specific place to conduct an integrated test for ESICD verification. In this case, it often happens that the integration test is delayed due to a simple mistake of software developers. There are two reasons for this situation: First, software developers do not perform sufficient verification because it is difficult to configure the system environment in a Lab, and second, they do not immediately find the cause of errors occurred during integration tests. Therefore, in this paper, we propose a strategy to effectively perform ESICD verification, which takes a lot of time between the production and implementation stage of the weapon system development stage and the system integration test stage.
      번역하기

      ESICD(Electrical Signal Interface Control Document) refers to a document that describes protocols and data for communication between components consist of a system. Each component developer gathers at a specific place to conduct an integrated test for...

      ESICD(Electrical Signal Interface Control Document) refers to a document that describes protocols and data for communication between components consist of a system. Each component developer gathers at a specific place to conduct an integrated test for ESICD verification. In this case, it often happens that the integration test is delayed due to a simple mistake of software developers. There are two reasons for this situation: First, software developers do not perform sufficient verification because it is difficult to configure the system environment in a Lab, and second, they do not immediately find the cause of errors occurred during integration tests. Therefore, in this paper, we propose a strategy to effectively perform ESICD verification, which takes a lot of time between the production and implementation stage of the weapon system development stage and the system integration test stage.

      더보기

      동일학술지(권/호) 다른 논문

      동일학술지 더보기

      더보기

      분석정보

      View

      상세정보조회

      0

      Usage

      원문다운로드

      0

      대출신청

      0

      복사신청

      0

      EDDS신청

      0

      동일 주제 내 활용도 TOP

      더보기

      주제

      연도별 연구동향

      연도별 활용동향

      연관논문

      연구자 네트워크맵

      공동연구자 (7)

      유사연구자 (20) 활용도상위20명

      이 자료와 함께 이용한 RISS 자료

      나만을 위한 추천자료

      해외이동버튼