Early-late 감지기를 사용한 고속 단일 커패시터 루프필터 위상고정루프 = Fast locking single capacitor loop filter PLL with Early-late detector

다국어 초록 (Multilingual Abstract)

A novel structure of phase locked loop (PLL) which has small size and fast locking time with Early-late detector, Duty-rate modulator, and Lock status indicator (LSI) is proposed in this paper. The area of loop filter usually occupying the larger portion of the chip is minimized using a single small capacitor. While the conventional PLL with a single capacitor loop filter cannot work stably, the proposed PLL with two charge pumps works stably because the output voltage waveform of the proposed a single capacitor loop filter is the same as the output voltage waveform of the conventional 2nd-order loop filter. The two charge pumps are controlled by the Early-late detector which detects early-late status of UP and DN signals, and Duty-rate modulator which generates a steady duty-rate signal. Fast locking time is achieved using LSI. It has been simulated and proved by HSPICE in a CMOS $0.18{\mu}m$ 1.8V process.

참고문헌 (Reference)

1 안성진, "전하펌프를 이용한 루프 필터 전압변화 보상 위상고정루프" 한국정보통신학회 20 (20): 1935-1940, 2016

2 P. K. Hanumolu, "Analysis of Charge-Pump Phase-Locked Loops" 51 (51): 1665-1674, 2004

3 J. Dunning, "An all-digital phase-locked loop with 50-cycle lock time suitable for high-performance microprocessors" 30 (30): 412-422, 1995

4 Y. S. Choi, "An Adaptive Bandwidth Phase Locked Loop with Locking Status Indicator" 826-829, 2005

5 Y. Koo, "A fully integrated CMOS frequency synthesizer with charge-averaging charge pump and dual-path loop filter for PCS-and cellular-CDMA wireless systems" 37 (37): 536-542, 2002

6 J. Craninckx, "A fully integrated CMOS DCS-1800 frequency synthesizer" 33 (33): 2054-2065, 1998

7 M. Ghasemzadeh, "A New Adaptive PLL to Reduce the Lock Time in 0. 18μm technology" 140-142, 2016

8 B. Catli, "A 2sub-200 fs RMS jitter capacitor multiplier loop filter-based PLL in 28 nm CMOS for high-speed serial communication applications" 1-4, 2013