RISS 학술연구정보서비스

검색

인기 검색어

    다국어 입력

    http://chineseinput.net/에서 pinyin(병음)방식으로 중국어를 변환할 수 있습니다.

    변환된 중국어를 복사하여 사용하시면 됩니다.

    예시)
    • 中文 을 입력하시려면 zhongwen을 입력하시고 space를누르시면됩니다.
    • 北京 을 입력하시려면 beijing을 입력하시고 space를 누르시면 됩니다.
    닫기

    Analysis of Flat Band Voltage Dependent Breakdown Voltage for Sub-10 nm DGMOSFET

    한글로보기

    https://www.riss.kr/link?id=A103269747

    • 0

      상세조회
    • 0

      다운로드
    서지정보 열기
    • 내보내기
    • 내책장담기
    • 공유하기
    • 오류접수

    부가정보

    다국어 초록 (Multilingual Abstract) kakao i 다국어 번역

    A model for the flat band voltage dependent breakdown voltage of sub-10 nm doublegate MOSFETs (DGMOSFETs) is proposed in this paper. Flat band voltage of gates is process dependent parameter by unintended process variables and uncertainties. Since variation of flat band voltage significantly effects on current-voltage characteristics, breakdown voltage depends on flat band voltage. Since avalanche is not occurred in sub- 10 nm DGMOSFETs, breakdown by punch-through effect arises from lowering of potential energy emerges even in the region of low drain voltage. The drain breakdown voltage becomes very small with dramatic down scaling due to abrupt increasing of tunneling current. The new model is used to investigate the flat band voltage dependent breakdown voltage with parameters of channel dimension and top/bottom oxide thickness of sub-10 nm DGMOSFET. The breakdown voltage is decreased with reduction of channel length and flat band voltage and increase of channel thickness. The breakdown voltage is varied for top/bottom gate oxide thicknesses.
    번역하기

    A model for the flat band voltage dependent breakdown voltage of sub-10 nm doublegate MOSFETs (DGMOSFETs) is proposed in this paper. Flat band voltage of gates is process dependent parameter by unintended process variables and uncertainties. Since var...

    A model for the flat band voltage dependent breakdown voltage of sub-10 nm doublegate MOSFETs (DGMOSFETs) is proposed in this paper. Flat band voltage of gates is process dependent parameter by unintended process variables and uncertainties. Since variation of flat band voltage significantly effects on current-voltage characteristics, breakdown voltage depends on flat band voltage. Since avalanche is not occurred in sub- 10 nm DGMOSFETs, breakdown by punch-through effect arises from lowering of potential energy emerges even in the region of low drain voltage. The drain breakdown voltage becomes very small with dramatic down scaling due to abrupt increasing of tunneling current. The new model is used to investigate the flat band voltage dependent breakdown voltage with parameters of channel dimension and top/bottom oxide thickness of sub-10 nm DGMOSFET. The breakdown voltage is decreased with reduction of channel length and flat band voltage and increase of channel thickness. The breakdown voltage is varied for top/bottom gate oxide thicknesses.

    더보기

    목차 (Table of Contents)

    • Abstract
    • I. INTRODUCTION
    • Ⅱ. Modeling Scheme for asymmetric DGMOSFET
    • Ⅲ. RESULTS
    • Ⅳ. DISCUSSION AND CONCLUSIONS
    • Abstract
    • I. INTRODUCTION
    • Ⅱ. Modeling Scheme for asymmetric DGMOSFET
    • Ⅲ. RESULTS
    • Ⅳ. DISCUSSION AND CONCLUSIONS
    • REFERENCES
    더보기

    동일학술지(권/호) 다른 논문

    분석정보

    View

    상세정보조회

    0

    Usage

    원문다운로드

    0

    대출신청

    0

    복사신청

    0

    EDDS신청

    0

    동일 주제 내 활용도 TOP

    더보기

    주제

    연도별 연구동향

    연도별 활용동향

    연관논문

    연구자 네트워크맵

    공동연구자 (7)

    유사연구자 (20) 활용도상위20명

    이 자료와 함께 이용한 RISS 자료

    나만을 위한 추천자료

    해외이동버튼