Power IC용 저면적 Differential Paired eFuse OTP 메모리 설계 = Deign of Small-Area Differential Paired eFuse OTP Memory for Power ICs

다국어 초록 (Multilingual Abstract)

In this paper, a small-area 32-bit differential paired eFuse OTP memory for power ICs is designed. In case of smaller number of rows than that of columns for the OTP memory cell array, a scheme for the cell array reducing the number of SL driver circuits requiring their larger layout areas by routing the SL (source line) lines supplying programming currents for eFuse links in the row direction instead of the column direction as well as a core circuit is proposed. In addition, to solve a failure of being blown for non-blown eFuse links by the electro-migration phenomenon, a regulated voltage of V2V ($=2V{\pm}0.2V$) is used to a RWL (read word line) driver circuit and a BL (bit line) pull-up driver circuit. The layout size of the designed 32-bit eFuse OTP memory is $228.525{\mu}m{\times}105.435{\mu}m$, which is confirmed to be 20.7% smaller than that of the counterpart using the conventional cell array routing, namely $197.485{\mu}m{\times}153.715{\mu}m$.

참고문헌 (Reference)

1 정우영, "PMIC용 넓은 동작전압 영역을 갖는 eFuse OTP 설계" 한국정보통신학회 18 (18): 115-122, 2014

2 양혜령, "PMIC용 고신뢰성 eFuse OTP 메모리 설계" 한국정보통신학회 16 (16): 1455-1462, 2012

3 학문초, "Line Scan Sensor용 저면적 eFuse OTP 설계" 한국정보통신학회 18 (18): 1914-1924, 2014

4 N. Robson, "Electrically programmable fuse (eFuse):From memory redundancy to autonomic chip" 799-804, 2007

5 J. H. Jang, "Design of an 8-bit differential paired eFuse OTP memory IP reducing sensing resistance" 19 (19): 168-173, 2012

6 Y. K. Kim, "Design of 32-Bit Differential Paired eFuse OTP memory in a Form of Two-Dimensional Array" 3484-3491, 2012

7 Jeong-Ho Kim, "Design of 1-Kb eFuse OTP Memory IP with Reliability Considered" 대한전자공학회 11 (11): 88-94, 2011

8 J. Safran, "A compact eFuse programmable array memory for SOI CMOS" 72-73, 2007

9 M. Alavi, "A PROM element based on salicide agglomeration of poly fuses in a CMOS logic process" 855-858, 1997