RISS 학술연구정보서비스

검색

인기 검색어

    다국어 입력

    http://chineseinput.net/에서 pinyin(병음)방식으로 중국어를 변환할 수 있습니다.

    변환된 중국어를 복사하여 사용하시면 됩니다.

    예시)
    • 中文 을 입력하시려면 zhongwen을 입력하시고 space를누르시면됩니다.
    • 北京 을 입력하시려면 beijing을 입력하시고 space를 누르시면 됩니다.
    닫기

    CPLD와 RTL의 바인딩설계 = CPLD & RTL Binding Design

    한글로보기

    https://www.riss.kr/link?id=A349000

    • 0

      상세조회
    • 0

      다운로드
    서지정보 열기
    • 내보내기
    • 내책장담기
    • 공유하기
      • URL 복사
    • 오류접수
    인용문이 복사되었습니다.

    부가정보

    다국어 초록 (Multilingual Abstract) kakao i 다국어 번역

    To implement the PLD by using EDIT netlist, which have been generally used in most CAD tools. In this paper joined imformation extraction algorithm which can extract joined imformation from the joined imformation of the Netlists is developed. Boolean Equation Expander which can transform boolean equation generated by Booleam Equation Generator into two-level boolean equation generated by using Boolean Extraction alogrithm, Boolean Equation Generation algorithm, and Boolean Equation Generator is implementd tool.
    In addition it is verifed that the result of comparing the JEDEC file of the PLD with the PALSAM tool is equivalent and the resulting digital clock, 4-bit counter and traffic light controller is equivalent too.
    번역하기

    To implement the PLD by using EDIT netlist, which have been generally used in most CAD tools. In this paper joined imformation extraction algorithm which can extract joined imformation from the joined imformation of the Netlists is developed. Boolean ...

    To implement the PLD by using EDIT netlist, which have been generally used in most CAD tools. In this paper joined imformation extraction algorithm which can extract joined imformation from the joined imformation of the Netlists is developed. Boolean Equation Expander which can transform boolean equation generated by Booleam Equation Generator into two-level boolean equation generated by using Boolean Extraction alogrithm, Boolean Equation Generation algorithm, and Boolean Equation Generator is implementd tool.
    In addition it is verifed that the result of comparing the JEDEC file of the PLD with the PALSAM tool is equivalent and the resulting digital clock, 4-bit counter and traffic light controller is equivalent too.

    더보기

    목차 (Table of Contents)

    • Ⅰ. 서론
    • Ⅱ. CPLD 조건식을 고려한 RTL바인딩
    • Ⅲ. 실험결과
    • Ⅳ. 결론
    • Ⅰ. 서론
    • Ⅱ. CPLD 조건식을 고려한 RTL바인딩
    • Ⅲ. 실험결과
    • Ⅳ. 결론
    더보기

    분석정보

    View

    상세정보조회

    0

    Usage

    원문다운로드

    0

    대출신청

    0

    복사신청

    0

    EDDS신청

    0

    동일 주제 내 활용도 TOP

    더보기

    주제

    연도별 연구동향

    연도별 활용동향

    연관논문

    연구자 네트워크맵

    공동연구자 (7)

    유사연구자 (20) 활용도상위20명

    이 자료와 함께 이용한 RISS 자료

    나만을 위한 추천자료

    해외이동버튼