This paper deals with the minimum linear arrangement(MinLA) of a lattice graph, to which an approximate algorithm of linear complexity O(n) remains as a viable solution, deriving the optimal MinLA of 31,680 for 33×33 lattice. This paper propose...

http://chineseinput.net/에서 pinyin(병음)방식으로 중국어를 변환할 수 있습니다.
변환된 중국어를 복사하여 사용하시면 됩니다.
https://www.riss.kr/link?id=A109052483
이상운 (강릉원주대학교) ; Sang-Un Lee
2024
Korean
등재
학술저널
105-111(7쪽)
0
상세조회0
다운로드다국어 초록 (Multilingual Abstract)
This paper deals with the minimum linear arrangement(MinLA) of a lattice graph, to which an approximate algorithm of linear complexity O(n) remains as a viable solution, deriving the optimal MinLA of 31,680 for 33×33 lattice. This paper propose...
This paper deals with the minimum linear arrangement(MinLA) of a lattice graph, to which an approximate algorithm of linear complexity O(n) remains as a viable solution, deriving the optimal MinLA of 31,680 for 33×33 lattice. This paper proposes a partitioning arrangement algorithm of complexity O(1) that delivers exact solution to the minimum linear arrangement. The proposed partitioning arrangement algorithm could be seen as loading boxes into a container. It firstly partitions m rows into r<sub>1</sub>,r<sub>2</sub>,r<sub>3</sub> and n columns into c<sub>1</sub>,c<sub>2</sub>,c<sub>3</sub>, only to obtain 7 containers. Containers are partitioning with a rule. It finally assigns numbers to vertices in each of the partitioned boxes location-wise so as to obtain the MinLA. Given m,n≥11, the size of boxes C<sub>2</sub>,C<sub>4</sub>,C<sub>6</sub> is increased by 2 until an increase in the MinLA is detected. This process repeats itself 4 times at maximum given m,n≤100. When tested to lattice in the range of 2≤n≤100, the proposed algorithm has proved its universal applicability to lattices of both m=n and m≠n. It has also obtained optimal results for 33×33 and 100×100 lattices superior to those obtained by existing algorithms. The minimum linear arrangement algorithm proposed in this paper, with its simplicity and outstanding performance, could therefore be also applied to the field of Very Large Scale Integration circuit where m,n are infinitely large.
지능형 NPC의 행동 메커니즘에 따른 계층적 유한 상태 기계와 행동 트리의 효율성 평가
배터리 시뮬레이터를 이용한 리튬이온 배터리와 납축전지 특성분석
리튬이온 배터리 동특성 및 안전성 평가를 위한 배터리 시뮬레이터 시험설비
작은 Kvco 게인를 위한 직렬 바랙터와 병렬 캐패시터 뱅크를 이용한 CMOS 5GHz VCO 설계