http://chineseinput.net/에서 pinyin(병음)방식으로 중국어를 변환할 수 있습니다.
변환된 중국어를 복사하여 사용하시면 됩니다.
정봉주,Jeong, Bong-Ju 한국대학교육협의회 2006 大學敎育 Vol.140 No.-
사학법은 사학의 전반적인 운영과 체제를 정리한 법이다. 사학법 개정과 관련하여 찬성 의견이 많았는데 그 이유로 교육을 사적재산으로 보지 않고 공공적 측면을 중심으로 보는 우리 국민의 특성 때문이라는 지적이 있다. 높은 교육적 관심때문이라는 것이다. 그러나 교육을 공공재로 보는 진짜 이유는 모든 국민에게 '교육의 기회 균등'을 부여하기 위함이다.
반도체 웨이퍼 제조공정에서의 스케줄링 규칙들의 성능 분석
정봉주 한국시뮬레이션학회 1999 한국시뮬레이션학회 논문지 Vol.8 No.3
Semiconductor wafer fabrication is known to be one of the most complex manufacturing processes due to process intricacy, random yields, product diversity, and rapid changing technologies. In this study we are concerned with the impact of lot release and dispatching policies on the performance of semiconductor wafer fabrication facilities. We consider several semiconductor wafer fabrication environments according to the machine failure types such as no failure, normal MTBF, bottleneck with low MTBF, high randomness, and high MTBF cases. Lot release rules to be considered are Deterministic, Poisson process, WR(Workload Regulation), SA(Starvation Avoidance), and Multi-SA. These rules are combined with several dispatching rules such as FIFO (First In First Out), SRPT (Shortest Remaining Processing Time), and NING/M(smallest Number In Next Queue per Machine). We applied the combined policies to each of semiconductor wafer fabrication environments. These policies are assessed in terms of throughput and flow time. Basically Weins fabrication setup was used to make the simulation models. The simulation parameters were obtained through the preliminary simulation experiments. The key results throughout the simulation experiments is that Multi-SA and SA are the most robust rules, which give mostly good performance for any wafer fabrication environments when used with any dispatching rules. The more important result is that for each of wafer fabrication environments there exist the best and worst choices of lot release and dispatching policies. For example, the Poisson release rule results in the least throughput and largest flow time without regard to failure types and dispatching rules.
정봉주,이관후 한국경영과학회 1994 한국경영과학회 학술대회논문집 Vol.- No.2
Analysis of process structure is the first step for process innovation. Several types of process structures are identified and analyzed. Each process type needs a different approach for improvement. After new processes are designed, the old and new processes should be compared and evaluated by certain criteria. A very comprehensive evaluation method is introduced for this purpose. The method uses the Process Transition Map(PTM) by which all levels of processes can be represented and easily recognized. PTM has no limitation on the number of the evaluation criteria.